IP Library Granted Patent US 10,027,493
Granted Patent B2
US 10,027,493 · App. 15/043,635 · Granted Jul 17, 2018

PoE power utilization arrangement and method

Inventor: Yair Darshan (Petach Tikva, IL)
Assignee: Microsemi P.O.E. Ltd.
H04L12/10H04L12/40045G01R27/08G01R27/16
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,027,493
App. No.
15/043,635
Granted
Jul 17, 2018
Kind
B2
Abstract

A PoE power utilization method constituted of: detecting a first function of a voltage between a current path node and a current return path node during a first time period and during a second time period, the second time period different than the first time period; sensing a second function of the magnitude of a current flowing through the current path during the second time period; responsive to the detected first time period voltage function, the detected second time period voltage function and the sensed second time period current magnitude function, determining a third function of a resistance seen by the current path; and outputting an indication of the determined resistance function.

Claims (32)

1. A power over Ethernet power utilization arrangement comprising:

a current path arranged to carry a current between a power sourcing equipment and a powered device (PD), the PD comprising a load;

a return path of the carried current;

a voltage detector in the PD arranged to detect a first function of a voltage between said current path and said return path during a first time period and during a second time period, said second time period different than said first time period;

a current sensor in the PD arranged to sense a second function of a magnitude of the carried current during said second time period; and

a control circuitry in the PD,

wherein said control circuitry in the PD is arranged to:

receive from said voltage detector an indication of said detected first time period voltage function;

receive from said voltage detector an indication of said detected second time period voltage function;

receive from said current sensor an indication of said detected second time period current magnitude function;

responsive to said received first time period voltage function, second time period voltage function and second time period current magnitude function, determine a third function of a resistance seen by said current path; and

output an indication of said determined resistance function to said load.

2. The arrangement of claim 1 , wherein said current sensor is further arranged to sense a second function of the magnitude of the carried current during said first time period, and

wherein said control circuitry is further arranged to receive from said current sensor an indication of said detected first time period current magnitude function, said resistance function determination further responsive to said received first time period current magnitude function.

3. The arrangement of claim 2 , wherein the magnitude of the carried current during said second time period is different than the magnitude of the carried current during said first time period.

4. The arrangement of claim 3 , wherein the magnitude of the carried current during said first time period is substantially zero.

5. The arrangement of claim 2 , wherein the magnitude of the carried current during said first time period is substantially zero.

6. The arrangement of claim 1 , wherein said load is arranged to increase, or decrease, an amount of power consumption responsive to said output indication of said determined resistance function.

7. The arrangement of claim 1 , wherein said control circuitry in the PD is arranged to control the magnitude of the carried current during said second time period to be different than the magnitude of the carried current during said first time period.

8. A power over Ethernet power utilization method for a powered device (PD) arranged to receive power over twisted wire pairs from a power sourcing equipment, the method comprising:

detecting at the PD a first function of a voltage between a current path node and a current return path node during a first time period and during a second time period, said second time period different than said first time period;

sensing at the PD a second function of the magnitude of a current flowing through the current path node and return path node during said second time period;

responsive to said detected first time period voltage function, said detected second time period voltage function and said sensed second time period current magnitude function, determining at the PD a third function of a resistance seen by the current path; and

outputting an indication of said determined resistance function to a load of the PD.

9. The method of claim 8 , further comprising sensing at the PD a second function of the magnitude of current flowing through the current path node and return path node during said first time period, said resistance function determination further responsive to said sensed first time period current magnitude function.

10. The method of claim 9 , wherein the magnitude of current flowing through the current path node and return path node during said second time period is different than the magnitude of current flowing through the current path node and return path node during said first time period.

11. The method of claim 9 , wherein the magnitude of current flowing through the current path node and return path node during said first time period is substantially zero.

12. The method of claim 8 , wherein the magnitude of current flowing through the current path node and return path node during said first time period is substantially zero.

13. The method of claim 8 , further comprising:

increasing, or decreasing, an amount of power consumption of the load responsive to said output indication of said determined resistance function.

14. The method of claim 8 , further comprising:

controlling, at the PD, the magnitude of the carried current during said second time period to be different than the magnitude of the carried current during said first time period.

Assignments (2)
CHANGE OF NAME Recorded Jun 13, 2018
From: MICROSEMI CORP. - ANALOG MIXED SIGNAL GROUP LTD
To: MICROSEMI P.O.E LTD.
Reel/Frame 046351/0289 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2016
From: DARSHAN, YAIR
To: MICROSEMI CORP. - ANALOG MIXED SIGNAL GROUP, LTD.
Reel/Frame 039053/0183 →
Continuity (2)
Provisional Application 62116937 · Feb 17, 2015
Related Publication 20160241406A1 · Aug 18, 2016