IP Library › Granted Patent US 11,195,787
Granted Patent B2
US 11,195,787 · App. 15/045,687 · Granted Dec 7, 2021

Semiconductor device including an antenna

Inventors: Ngoc-Hoa Huynh (Forstinning, DE); Franz-Xaver Muehlbauer (Rimbach, DE); Claus Waechter (Sinzing, DE); Veronika Huber (Bad Abbach, DE); Dominic Maier (Pleystein, DE); Thomas Kilger (Regenstauf, DE); Saverio Trotta (Munich, DE); Ashutosh Baheti (Munich, DE); Georg Meyer-Berg (Munich, DE); Maciej Wojnowski (Munich, DE)
Assignee: Infineon Technologies AG
H01L23/49822H01L21/56H01L23/3114H01L23/3672H01L23/3677H01L23/5389H01Q1/2283H01Q9/0407H01Q9/285H01Q21/061H01Q21/065H01L23/49816H01L2223/6677H01L2223/6683H01L2224/04105H01L2224/12105H01L2224/73267H01L2924/18162H01Q9/265
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,195,787
App. No.
15/045,687
Granted
Dec 7, 2021
Kind
B2
Abstract

A semiconductor device includes a semiconductor chip and a redistribution layer on a first side of the semiconductor chip. The redistribution layer is electrically coupled to the semiconductor chip. The semiconductor device includes a dielectric layer and an antenna on the dielectric layer. The dielectric layer is between the antenna and the semiconductor chip.

Claims (23)

1. A semiconductor device comprising:

a semiconductor chip;

an encapsulant material laterally surrounding the semiconductor chip;

a redistribution layer on a first side of the semiconductor chip, the redistribution layer electrically coupled to the semiconductor chip;

a dielectric layer;

a conductive layer between the dielectric layer and the semiconductor chip, wherein a bottom surface of the conductive layer directly contacts a second side of the semiconductor chip and a top surface of the encapsulant material, wherein a bottom surface of the dielectric layer contacts a top surface of the conductive layer, wherein only the conductive layer is between the second side of the semiconductor chip and the bottom surface of the dielectric layer;

an antenna on the dielectric layer, the antenna including a plurality of receiving antennas and a plurality of transmitting antennas, wherein the plurality of receiving antennas and the plurality of transmitting antennas are disposed only within a footprint of the semiconductor chip and not outside the footprint of the semiconductor chip; and

a ground line on the dielectric layer electrically coupled to the conductive layer through a via extending through the dielectric layer,

wherein the dielectric layer is between the antenna and the semiconductor chip.

2. The semiconductor device of claim 1 , further comprising:

a plurality of solder balls electrically coupled to the redistribution layer.

3. The semiconductor device of claim 1 , wherein the conductive layer is electrically coupled to the redistribution layer.

4. The semiconductor device of claim 1 , wherein the antenna is electrically coupled to the semiconductor chip.

5. The semiconductor device of claim 1 , wherein the antenna comprises a dipole antenna, a folded dipole antenna, a ring antenna, a rectangular loop antenna, a patch antenna, or a coplanar patch antenna.

6. The semiconductor device of claim 1 ,

wherein the redistribution layer is on the first side of the semiconductor chip and the encapsulant material, and

wherein the dielectric layer is on the second side of the semiconductor chip opposite to the first side.

7. The semiconductor device of claim 6 , wherein the semiconductor chip is electrically coupled to the antenna through the redistribution layer, a first via through the encapsulant material, and a second via through the dielectric layer.

8. The semiconductor device of claim 1 , wherein the conductive layer is electrically coupled to the redistribution layer through a via through an encapsulant material.

9. The semiconductor device of claim 1 , wherein the semiconductor chip is electrically coupled to the antenna through the redistribution layer and a via connection through the dielectric layer.

10. The semiconductor device of claim 1 , wherein the antenna comprises a dipole antenna, a folded dipole antenna, a ring antenna, a rectangular loop antenna, a patch antenna, or a coplanar patch antenna.

11. The semiconductor device of claim 1 , wherein the ground line separates the transmitting antennas from the receiving antennas.

12. The semiconductor device of claim 11 , wherein the ground line separates each transmitting antenna from one another.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2016
From: HUYNH, NGOC-HOA; MUEHLBAUER, FRANZ-XAVER; WAECHTER, CLAUS; HUBER, VERONIKA; MAIER, DOMINIC; KILGER, THOMAS; TROTTA, SAVERIO; BAHETI, ASHUTOSH; MEYER-BERG, GEORG; WOJNOWSKI, MACIEJ
To: INFINEON TECHNOLOGIES AG
Reel/Frame 037844/0926 →
Continuity (1)
Related Publication 20170236776A1 · Aug 17, 2017
Cited By (2)
US 12,292,529 US 12,424,571