IP Library Granted Patent US 9,716,154
Granted Patent B2
US 9,716,154 · App. 15/051,619 · Granted Jul 25, 2017

Semiconductor structure having a gas-filled gap

Inventors: Che-Cheng Chang (New Taipei, TW); Chih-Han Lin (Hsinchu, TW); Horng-Huei Tseng (Hsinchu, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
H01L29/41775H01L21/31111H01L29/401H01L29/41791
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,716,154
App. No.
15/051,619
Granted
Jul 25, 2017
Kind
B2
Abstract

A semiconductor structure includes a substrate, at least one first gate structure, at least one source drain structure, at least one bottom conductor, and a first dielectric layer. The first gate structure is present on the substrate. The source drain structure is present on the substrate. The bottom conductor is electrically connected to the source drain structure. The bottom conductor has an upper portion and a lower portion between the upper portion and the source drain structure, and a gap is at least present between the upper portion of the bottom conductor and the first gate structure. The first dielectric layer is at least present between the lower portion of the bottom conductor and the first gate structure.

Claims (37)

1. A semiconductor structure, comprising:

a substrate;

at least one first gate structure present on the substrate;

at least one source drain structure present on the substrate;

at least one bottom conductor electrically connected to the source drain structure, the bottom conductor having an upper portion and a lower portion between the upper portion and the source drain structure, wherein a gap is at least present between the upper portion of the bottom conductor and the first gate structure; and

a first dielectric layer at least present between the lower portion of the bottom conductor and the first gate structure.

2. The semiconductor structure of claim 1 , wherein the first dielectric layer is present between the gap and the source drain structure.

3. The semiconductor structure of claim 1 , wherein the gap is gas-filled.

4. The semiconductor structure of claim 1 , further comprising:

at least one second gate structure present on the substrate, wherein the source drain structure is present between the first gate structure and the second gate structure, and the gap is further present between the upper portion of the bottom conductor and the second gate structure.

5. The semiconductor structure of claim 1 , further comprising:

at least one second gate structure present on the substrate, wherein the source drain structure is present between the first gate structure and the second gate structure, and the first dielectric layer is further present between the lower portion of the bottom conductor and the second gate structure.

6. The semiconductor structure of claim 1 , further comprising:

a second dielectric layer present at least on the first gate structure, the second dielectric layer having an opening therein; and

an upper conductor present in the opening of the second dielectric layer and electrically connected to the bottom conductor.

7. The semiconductor structure of claim 6 , wherein the upper conductor covers the gap.

8. The semiconductor structure of claim 6 , wherein the gap is between the upper conductor and the first dielectric layer.

9. The semiconductor structure of claim 6 , wherein a top surface of the bottom conductor is lower than a top surface of the second dielectric layer.

10. The semiconductor structure of claim 1 , further comprising:

a second dielectric layer present at least on the first gate structure, the second dielectric layer having an opening therein, wherein at least a part of the upper portion of the bottom conductor is present in the opening, and the gap is further present between the said part of the upper portion of the bottom conductor and at least one sidewall of the opening.

11. The semiconductor structure of claim 10 , wherein a top surface of the bottom conductor is higher than a top surface of the second dielectric layer.

12. The semiconductor structure of claim 1 , further comprising a spacer between the gap and the first gate structure.

13. The semiconductor structure of claim 1 , further comprising a spacer between the first dielectric layer and the first gate structure.

14. A semiconductor structure, comprising:

a substrate;

at least one first gate structure present on the substrate;

at least one source drain structure present on the substrate;

at least one bottom conductor electrically connected to the source drain structure, wherein a gap is at least present between the bottom conductor and the first gate structure; and

a dielectric layer at least present between the bottom conductor and the first gate structure and between the gap and the source drain structure.

15. The semiconductor structure of claim 14 , wherein the gap has gas therein.

16. The semiconductor structure of claim 14 , further comprising:

at least one second gate structure present on the substrate, wherein the source drain structure is present between the first gate structure and the second gate structure, and the dielectric layer is further present between the bottom conductor and the second gate structure.

17. The semiconductor structure of claim 14 , further comprising:

at least one second gate structure present on the substrate, wherein the source drain structure is present between the first gate structure and the second gate structure, and the gap is further present between the bottom conductor and the second gate structure.

18. The semiconductor structure of claim 14 , further comprising a spacer between the gap and the first gate structure.

19. The semiconductor structure of claim 18 , wherein the gap is between the spacer and the bottom conductor.

20. The semiconductor structure of claim 14 , further comprising a spacer between the dielectric layer and the first gate structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2016
From: CHANG, CHE-CHENG; LIN, CHIH-HAN; TSENG, HORNG-HUEI
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 037843/0156 →
Continuity (2)
Provisional Application 62269032 · Dec 17, 2015
Related Publication 20170179242A1 · Jun 22, 2017