IP Library › Granted Patent US 9,831,224
Granted Patent B2
US 9,831,224 · App. 15/054,436 · Granted Nov 28, 2017

Solution for reducing poor contact in info packages

Inventors: Jing-Cheng Lin (Hsin-Chu, TW); Chen-Hua Yu (Hsin-Chu, TW); Szu-Wei Lu (Hsin-Chu, TW); Shih Ting Lin (Taipei, TW); Shin-Puu Jeng (Hsin-Chu, TW)
Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
H01L25/105H01L21/565H01L21/76802H01L21/76877H01L22/14H01L23/3107H01L23/481H01L24/09H01L24/17H01L24/19H01L24/20H01L24/81H01L24/97H01L25/0657H01L25/50H01L23/3128H01L24/73H01L2224/023H01L2224/0401H01L2224/04042H01L2224/04105H01L2224/12105H01L2224/13024H01L2224/16227H01L2224/32145H01L2224/32225H01L2224/48091H01L2224/48227H01L2224/73265H01L2224/73267H01L2224/81815H01L2224/97H01L2225/0651H01L2225/06517H01L2225/06548H01L2225/06568H01L2225/1035H01L2225/1041H01L2225/1058H01L2225/1082H01L2924/00014H01L2924/12042H01L2924/15311H01L2924/181H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,831,224
App. No.
15/054,436
Granted
Nov 28, 2017
Kind
B2
Abstract

A package includes a first package including a device die, a molding compound molding the device die therein, a through-via penetrating through the molding compound, and a first plurality of Redistribution Lines (RDLs) and a second plurality of RDLs on opposite sides of the molding compound. The through-via electrically couples one of the first plurality of RDLs to one of the second plurality of RDLs. The package further includes a second package bonded to the first package, a spacer disposed in a gap between the first package and the second package, and a first electrical connector and a second electrical connector on opposite sides of the spacer. The first electrical connector and the second electrically couple the first package to the second package. The spacer is spaced apart from the first electrical connector and the second electrical connector.

Claims (47)

1. A package comprising:

a first package comprising:

a device die;

an encapsulating material encapsulating the device die therein; and

a through-via penetrating through the encapsulating material;

a second package over and bonded to the first package;

a spacer disposed in a gap between the first package and the second package, wherein the spacer comprises a first portion contacting the first package, and a second portion over the first portion, with an interface located between the first portion and the second portion; and

a first electrical connector and a second electrical connector on opposite sides of the spacer, with the first electrical connector and the second electrical connector electrically coupling the first package to the second package, wherein the spacer is spaced apart from the first electrical connector and the second electrical connector.

2. The package of claim 1 , wherein the first portion and the second portion of the spacer comprise different materials.

3. The package of claim 1 , wherein the spacer is in contact with the second package.

4. The package of claim 1 further comprising a plurality of electrical connectors electrically coupling the first package to the second package, wherein the plurality of electrical connectors is aligned to a ring encircling the spacer.

5. The package of claim 1 , wherein the first package comprises a passivation layer, with the first electrical connector and the second electrical connector comprising solder regions penetrating through the passivation layer, and wherein the spacer is in contact with the passivation layer.

6. The package of claim 1 , wherein the spacer comprises a semiconductor material, a metal, or a glass.

7. The package of claim 1 , wherein the spacer comprises an organic material.

8. A package comprising:

a first package comprising:

a device die;

an encapsulating material encapsulating the device die therein;

a plurality of through-vias penetrating through the encapsulating material;

a first plurality of Redistribution Lines (RDLs) underlying, and overlapped by, the device die and the encapsulating material; and

a first plurality of solder region underlying, and electrically coupled to, the first plurality of RDLs;

a second package over the first package;

a first spacer disposed in a gap between the first package and the second package, wherein the first spacer is in contact with a top surface of the first package;

a second spacer overlapping the first spacer, wherein the second spacer is in contact with a bottom surface of the second package; and

a second plurality of solder regions bonding the first package to the second package, wherein the first spacer is encircled by the second plurality of solder regions.

9. The package of claim 8 further comprising:

a second plurality of RDLs over the encapsulating material, wherein the first plurality of RDLs is electrically coupled to the second plurality of RDLs through the plurality of through-vias; and

a passivation layer overlapping the second plurality of RDLs, wherein the second plurality of solder regions penetrate through the passivation layer to connect to the second plurality of RDLs.

10. The package of claim 8 , wherein the first spacer comprises a semiconductor material, a metal, or a glass.

11. The package of claim 8 , wherein the first spacer comprises an organic material.

12. The package of claim 8 , wherein the first spacer is in contact with the second spacer.

13. The package of claim 8 , wherein the first spacer is spaced apart from the second spacer.

14. The package of claim 8 , wherein the first spacer and the second spacer have different top view areas.

15. A package comprising:

a first package comprising:

a device die;

a first encapsulating material encapsulating the device die therein; and

a through-via penetrating through the first encapsulating material;

a second package over and bonded to the first package;

a second encapsulating material between the first package and the second package;

a first spacer disposed in a gap between the first package and the second package, wherein the first spacer has a top surface in contact with a bottom surface of the second encapsulating material; and

solder regions bonding the first package to the second package.

16. The package of claim 15 , wherein the first spacer is spaced apart from the second package by the second encapsulating material, with all top surfaces of the first spacer in contact with the second encapsulating material.

17. The package of claim 15 further comprising a second spacer having a top surface in contact with a bottom surface of the second package, wherein the second spacer overlaps the first spacer.

18. The package of claim 17 , wherein the first spacer and the second spacer are spaced apart from each other by the second encapsulating material.

19. The package of claim 17 , wherein the first spacer and the second spacer are in contact with each other.

20. The package of claim 17 , wherein the first spacer and the second spacer have different top-view areas.

Continuity (3)
Division 14449573 · Aug 1, 2014
Provisional Application 61949843 · Mar 7, 2014
Related Publication 20160181231A1 · Jun 23, 2016