IP Library Granted Patent US 10,090,451
Granted Patent B2
US 10,090,451 · App. 15/056,845 · Granted Oct 2, 2018

Methods and apparatus providing thermal isolation of photonic devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,090,451
App. No.
15/056,845
Granted
Oct 2, 2018
Kind
B2
Abstract

Described embodiments include photonic integrated circuits and systems with photonic devices, including thermal isolation regions for the photonic devices. Methods of fabricating such circuits and systems are also described.

Claims (24)

1. A method of forming an integrated circuit, the method comprising:

providing a substrate;

forming a trench in an upper surface of the substrate;

forming a temperature-sensitive photonic device above the substrate and separated from the trench by a portion of the substrate;

forming a heating device above the substrate and over the trench such that the trench extends under the entirety of the heating device, wherein the heating device is configured to dissipate heat toward the photonic device; and

forming a thermal isolation region in the trench, wherein the thermal isolation region reduces dissipation of heat from the heating device into the substrate in the direction of the isolation region,

wherein the trench does not extend underneath any portion of the temperature-sensitive photonic device.

2. The method of claim 1 , wherein forming the thermal isolation region comprises forming a region of low thermal conductivity material that is less thermally conductive than material in the area of the die in which the thermal isolation region is formed.

3. The method of claim 2 , wherein forming the region of low thermal conductivity material comprises: etching the trench in the substrate; and depositing the low thermal conductivity material in the trench.

4. The method of claim 3 , wherein depositing the low thermal conductivity material in the trench comprises doping silicon dioxide with a material having a lower dielectric constant than the silicon dioxide.

5. The method of claim 3 , wherein depositing the low thermal conductivity material in the trench comprises depositing porous silicon dioxide.

6. The method of claim 3 , wherein depositing the low thermal conductivity material in the trench comprises depositing silicon dioxide using spin-on deposition.

7. The method of claim 2 , wherein forming a region of low thermal conductivity material comprises forming an insulating layer between the substrate and the heating device.

8. The method of claim 7 , wherein the insulating layer comprises an oxide doped with a material having a lower thermal conductivity than the oxide.

9. The method of claim 7 , wherein the insulating layer comprises porous silicon dioxide.

10. The method of claim 7 , wherein the insulating layer comprises spin-on silicon dioxide.

11. The method of claim 1 , wherein forming the thermal isolation region comprises forming a physical gap between the heating device and material adjacent to a portion of the heating device.

12. The method of claim 11 , wherein the gap is formed in the substrate.

13. The method of claim 11 , wherein the gap is formed in a region above the substrate.

14. The method of claim 11 , wherein forming the gap comprises performing a silicon etch to remove a portion of material adjacent to the heating device.

15. The method of claim 11 , wherein forming the gap comprises performing a vacuum process to remove a portion of material adjacent to the heating device.

16. The method of claim 1 , wherein the thermal isolation region is formed prior to forming the heating device.

17. The method of claim 1 , wherein the thermal isolation region is formed after forming the heating device.

18. The method of claim 17 , further comprising: forming an opening near the heating device, wherein the opening passes into the substrate; and forming the thermal isolation region under the heating device.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
Cited By (1)
US 12,717,180