IP Library Granted Patent US 9,754,781
Granted Patent B2
US 9,754,781 · App. 15/064,990 · Granted Sep 5, 2017

Semiconductor manufacturing method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,754,781
App. No.
15/064,990
Granted
Sep 5, 2017
Kind
B2
Abstract

A semiconductor manufacturing method in accordance with an embodiment includes feeding a first gas, which contains a component of a first film, to a reaction chamber, and forming a first film over a semiconductor substrate, which is accommodated in the reaction chamber, through plasma CVD. The semiconductor manufacturing method includes feeding a second gas to the reaction chamber after forming the first film, allowing the first gas in the reaction chamber to react on the second gas, and forming a second film, which has a composition different from that of the first film, over the surface of the first film. The semiconductor manufacturing method includes selectively removing the second film.

Claims (19)

1. A semiconductor manufacturing method comprising:

feeding a first gas to a reaction chamber, the first gas comprises a component of a first film;

feeding a high-frequency electric power to the reaction chamber for forming a first film over a semiconductor substrate provided in the reaction chamber using plasma CVD method, the reaction chamber being deaerated;

feeding a second gas to the deaerated reaction chamber for forming a second film over the surface of the first film after forming the first film without suspending the feeding of the high-frequency electric power, allowing the first gas in the reaction chamber to react on the second gas, the second film comprises a composition different from that of the first film;

suspending the feeding of the high-frequency electric power for stopping the forming of the second film; and

selectively removing the second film.

2. The semiconductor manufacturing method according to claim 1 , wherein when feeding of the first gas to the reaction chamber is suspended, feeding of the second gas to the reaction chamber is started at the same time.

3. The semiconductor manufacturing method according to claim 2 , wherein the first gas is a silicon source gas and the first film comprises an amorphous silicon.

4. The semiconductor manufacturing method according to claim 1 , wherein before feeding of the first gas to the reaction chamber is suspended, feeding of the second gas to the reaction chamber is started.

5. The semiconductor manufacturing method according to claim 4 , wherein the first gas is a silicon source gas and the first film comprises an amorphous silicon.

6. The semiconductor manufacturing method according to claim 4 , wherein feeding of the second gas to the reaction chamber is started at a second time that precedes a first time, at which feeding of the first gas to the reaction chamber is suspended, by a time which falls within a predetermined time.

7. The semiconductor manufacturing method according to claim 6 , wherein the first gas is a silicon source gas and the first film comprises an amorphous silicon.

8. The semiconductor manufacturing method according to claim 1 , wherein after feeding of the first gas to the reaction chamber is suspended, feeding of the second gas to the reaction chamber is started.

9. The semiconductor manufacturing method according to claim 8 , wherein the first gas is a silicon source gas and the first film comprises an amorphous silicon.

10. The semiconductor manufacturing method according to claim 8 , wherein feeding of the second gas to the reaction chamber is started at a third time that succeeds a first time, at which feeding of the first gas to the reaction chamber is suspended, by an elapsed time which falls within a predetermined time.

11. The semiconductor manufacturing method according to claim 10 , wherein the first gas is a silicon source gas and the first film comprises an amorphous silicon.

12. The semiconductor manufacturing method according to claim 1 , wherein the first gas is a silicon source gas and the first film comprises an amorphous silicon.

13. The semiconductor manufacturing method according to claim 12 , wherein the first gas comprises silane, the second gas comprises ammonia, the second film comprises silicon nitride, and selective removal of the second film comprises wet etching using an etchant that comprises phosphoric acid.

14. The semiconductor manufacturing method according to claim 12 , wherein the first gas comprises silane, the second gas comprises carbon dioxide, the second film comprises silicon dioxide, and selective removal of the second film comprises wet etching using an etchant that comprises hydrofluoric acid.

Assignments (6)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE POSTAL CODE PREVIOUSLY RECORDED ON REEL 043027 FRAME 0072. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Sep 1, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043747/0273 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 28, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043027/0072 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2016
From: OKUDA, SHINYA; WATANABE, KEI; HAYASHI, HIDEKAZU
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 038229/0658 →