IP Library Granted Patent US 10,146,537
Granted Patent B2
US 10,146,537 · App. 15/065,483 · Granted Dec 4, 2018

Vector population count determination in memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,146,537
App. No.
15/065,483
Granted
Dec 4, 2018
Kind
B2
Abstract

Examples of the present disclosure provide apparatuses and methods for determining a vector population count in a memory. An example method comprises determining, using sensing circuitry, a vector population count of a number of fixed length elements of a vector stored in a memory array.

Claims (14)

1. A method, comprising:

determining, using sensing circuitry, a vector population of a number of elements of a vector stored in a memory array by:

determining a number of elements that represent a most significant bit of each of the number of elements;

determining an elemental mask for the vector, wherein the elemental mask represents a most significant bit of each of the number of elements;

performing a number of comparison iterations, wherein performing the number of comparison iterations comprises:

determining a reduction vector for each of the number of comparison iterations by performing a first loop in which a shifted elemental mask is formed by shifting bits of the elemental mask to the right by one bit and an OR operation is performed with the shifted elemental mask and the elemental mask; and

determining a pattern mask for each of the number of comparison iterations.

2. The method of claim 1 , comprising determining a quantity of the number of comparison iterations to perform by calculating log 2 of a number of bits in each of the number of elements.

3. The method of claim 1 , wherein performing the number of comparison iterations includes comparing 2 n bits during each respective comparison iteration.

4. The method of claim 1 , wherein determining the reduction vector for each of the number of comparison iterations includes performing a second loop, wherein a result of the first loop is shifted to the right by an amount equal to 2*I, where I is a count of the iteration that is being performed, and an OR operation is performed with the shifted result of the first loop and the result of the first loop.

5. The method of claim 1 , wherein determining the pattern mask for each of the number of comparison iterations includes determining a first portion of the pattern mask by performing an AND operation with the reduction vector and a destination vector and shifting a result of the AND operation to the right by 2 I-1 , where I is a count of the iteration that is being performed.

6. The method of claim 5 , wherein determining the pattern mask for each of the number of comparison iterations includes determining a second portion of the pattern mask by performing an AND operation with an inverse of the reduction vector and the destination vector.

7. The method of claim 6 , wherein performing the number of comparison iterations includes performing a half add operation of the first portion and second portion of the pattern mask for each of the number of comparison iterations.

8. The method of claim 7 , wherein performing the number of comparison iterations includes performing a loop that includes shifting a carry of the half add operation to left one place, and checking for carry values using a BlockOR operation, and performing another half add operation with the shift carry values and a sum of the half add operation.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 4, 2024
From: MICRON TECHNOLOGY, INC.
To: LODESTAR LICENSING GROUP LLC
Reel/Frame 068806/0637 →
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2016
From: TIWARI, SANJAY
To: MICRON TECHNOLOGY, INC.
Reel/Frame 037936/0411 →