IP Library Granted Patent US 9,806,200
Granted Patent B2
US 9,806,200 · App. 15/077,029 · Granted Oct 31, 2017

Semiconductor device

Inventors: Akihisa Shimomura (Atsugi, JP); Tetsuhiro Tanaka (Kiyose, JP); Masayuki Kimura (Atsugi, JP); Ryo Tokumaru (Isehara, JP); Daisuke Matsubayashi (Ebina, JP); Yasumasa Yamane (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/7869G02F1/1368H01L27/1225H01L27/3262H01L29/24H01L29/78603
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,806,200
App. No.
15/077,029
Granted
Oct 31, 2017
Kind
B2
Abstract

A semiconductor device including a miniaturized transistor is provided. The semiconductor device includes a first insulator, a second insulator, a semiconductor, and a conductor. The semiconductor is over the first insulator. The second insulator is over the semiconductor. The conductor is over the second insulator. The semiconductor includes a first region, a second region, and a third region. The first region is a region where the semiconductor overlaps with the conductor. Each of the second region and the third region is a region where the semiconductor does not overlap with the conductor. The second region and the third region each have a region with a spinel crystal structure.

Claims (54)

1. A semiconductor device comprising:

a first insulator;

a semiconductor over the first insulator;

a second insulator over the semiconductor;

a third insulator over the second insulator;

a first conductor over the third insulator; and

a fourth insulator over the first conductor,

wherein the semiconductor comprises:

a first region overlapping with the first conductor; and

a second region and a third region each not overlapped with the first conductor between which the first region is positioned, and

wherein each of the second region and the third region comprises a region with a spinel crystal structure.

2. The semiconductor device according to claim 1 , comprising a second conductor under the first insulator and overlapping with the first conductor with the first insulator, the semiconductor, and the second insulator interposed therebetween.

3. The semiconductor device according to claim 1 , wherein a stack of the first insulator, the semiconductor, and the second insulator comprises the first region, the second region, and the third region.

4. The semiconductor device according to claim 1 , wherein a stack of the first insulator and the semiconductor comprises the first region, the second region, and the third region.

5. The semiconductor device according to claim 1 , wherein the semiconductor comprises indium, gallium, zinc, and oxygen.

6. The semiconductor device according to claim 1 , wherein each of the first insulator and the second insulator comprises indium, gallium, zinc, and oxygen.

7. The semiconductor device according to claim 1 , wherein the second insulator is in contact with a side surface of the semiconductor and a side surface of the first insulator.

8. The semiconductor device according to claim 1 , wherein the fourth insulator is in contact with the third insulator.

9. The semiconductor device according to claim 1 , wherein the fourth insulator is in contact with the second insulator.

10. The semiconductor device according to claim 1 , wherein the fourth insulator is in contact with the semiconductor.

11. A display device comprising:

the semiconductor device according to claim 1 ; and

a display element electrically connected to the semiconductor device.

12. The display device according to claim 11 , wherein the display element is a liquid crystal element.

13. The display device according to claim 11 , wherein the display element is a light-emitting element.

14. A semiconductor device comprising:

a first insulator;

a semiconductor over the first insulator;

a second insulator over the semiconductor;

a third insulator over the second insulator;

a first conductor over the third insulator;

a fourth insulator in contact with a side surface of the first conductor; and

a fifth insulator over the first conductor and the fourth insulator;

wherein the semiconductor comprises:

a first region overlapping with the first conductor; and

a second region and a third region each not overlapped with the first conductor between which the first region is positioned, and

wherein each of the second region and the third region comprises a region with a spinel crystal structure.

15. The semiconductor device according to claim 14 , comprising a second conductor under the first insulator and overlapping with the first conductor with the first insulator, the semiconductor, and the second insulator interposed therebetween.

16. The semiconductor device according to claim 14 , wherein a stack of the first insulator, the semiconductor, and the second insulator comprises the first region, the second region, and the third region.

17. The semiconductor device according to claim 14 , wherein a stack of the first insulator and the semiconductor comprises the first region, the second region, and the third region.

18. The semiconductor device according to claim 14 , wherein the semiconductor comprises indium, gallium, zinc, and oxygen.

19. The semiconductor device according to claim 14 , wherein each of the first insulator and the second insulator comprises indium, gallium, zinc, and oxygen.

20. The semiconductor device according to claim 14 , wherein the second insulator is in contact with a side surface of the semiconductor and a side surface of the first insulator.

21. The semiconductor device according to claim 14 , wherein the fourth insulator is in contact with the third insulator.

22. The semiconductor device according to claim 14 , wherein the fourth insulator is in contact with the second insulator.

23. The semiconductor device according to claim 14 , wherein the fourth insulator is in contact with the semiconductor.

24. The semiconductor device according to claim 14 , wherein the fifth insulator is in contact with the third insulator.

25. The semiconductor device according to claim 14 , wherein the fifth insulator is in contact with the second insulator.

26. The semiconductor device according to claim 14 , wherein the fifth insulator is in contact with the semiconductor.

27. A display device comprising:

the semiconductor device according to claim 14 ; and

a display element electrically connected to the semiconductor device.

28. The display device according to claim 27 , wherein the display element is a liquid crystal element.

29. The display device according to claim 27 , wherein the display element is a light-emitting element.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 11, 2016
From: SHIMOMURA, AKIHISA; TANAKA, TETSUHIRO; KIMURA, MASAYUKI; TOKUMARU, RYO; MATSUBAYASHI, DAISUKE; YAMANE, YASUMASA
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 038241/0763 →
Priority Claims (1)
JP 2015-067235 · Mar 27, 2015 · national
Continuity (1)
Related Publication 20160284856A1 · Sep 29, 2016