IP Library › Granted Patent US 9,846,651
Granted Patent B2
US 9,846,651 · App. 15/083,099 · Granted Dec 19, 2017

Computing system with cache management mechanism and method of operation thereof

Inventors: Inseok Stephen Choi (San Jose, CA); Byoung Young Ahn (San Jose, CA); Yang Seok Ki (Palo Alto, CA)
Assignee: Samsung Electronics Co., Ltd.
G06F12/0891G06F12/0253G06F12/08G06F12/121G06F2212/222G06F2212/7205
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,846,651
App. No.
15/083,099
Granted
Dec 19, 2017
Kind
B2
Abstract

A computing system includes a memory storage unit, having memory blocks, configured as a memory cache to store values of key-value pairs; and a device control unit, coupled to the memory storage unit, configured to: identify eviction targets from key-value eviction candidates in a key-value registry based on an eviction policy; calculate an associated eviction count of associated eviction candidates within the same instance of the memory blocks as the eviction targets; select an erase block as the memory blocks associated with the highest value of the associated eviction count; and interface with the memory storage unit to perform an erase operation on the erase block.

Claims (30)

1. A computing system comprising:

a memory storage unit, having memory blocks, configured as a memory cache to store values of key-value pairs; and

a device control unit, coupled to the memory storage unit, configured to:

identify eviction targets from key-value eviction candidates in a key-value registry based on an eviction policy;

calculate an associated eviction count of associated eviction candidates within the same instance of the memory blocks as the eviction targets;

select an erase block as the memory blocks associated with the highest value of the associated eviction count; and

interface with the memory storage unit to perform an erase operation on the erase block.

2. The system as claimed in claim 1 wherein the device control unit is configured to identify the key-value eviction candidates based on the eviction policy including a least recent policy.

3. The system as claimed in claim 1 wherein the device control unit is configured to identify the key-value eviction candidates based on the eviction policy including a least frequent policy.

4. The system as claimed in claim 1 wherein the device control unit is configured to identify the key-value eviction candidates based on the eviction policy including an expiration policy.

5. The system as claimed in claim 1 wherein the device control unit is configured to initiate unsolicited eviction of the value of key-value pairs from the memory storage unit.

6. The system as claimed in claim 1 wherein the device control unit is configured to maintain the key-value registry of the key-value pairs including a program timestamp for each of the key-value pairs in the key-value registry.

7. The system as claimed in claim 1 wherein the device control unit is configured to maintain the key-value registry of the key-value pairs including an activity log for each of the key-value pairs in the key-value registry.

8. The system as claimed in claim 1 wherein the device control unit is configured select the erase block for a memory garbage collector.

9. The system as claimed in claim 1 further comprising a memory device interface configured receive the value of the key-value pair from a host device.

10. The system as claimed in claim 1 wherein the memory storage unit includes a NAND flash memory.

11. A method of operation of a computing system comprising:

storing values of key-value pairs in memory blocks of a memory storage unit, the memory storage unit configured as a memory cache;

identifying eviction targets from key-value eviction candidates in a key-value registry based on an eviction policy;

calculating an associated eviction count of associated eviction candidates within the same instance of the memory blocks as the eviction targets; and

selecting an erase block as the memory blocks associated with the highest value of the associated eviction count.

12. The method as claimed in claim 11 wherein identifying the eviction targets based on an eviction policy includes a least recent policy.

13. The method as claimed in claim 11 wherein identifying the eviction targets based on an eviction policy includes a least frequent policy.

14. The method as claimed in claim 11 wherein identifying the eviction targets based on an eviction policy includes an expiration policy.

15. The method as claimed in claim 11 further comprising initiating unsolicited eviction of the values of the key-value pairs.

16. The method as claimed in claim 11 further comprising maintaining the key-value registry of the key-value pairs including a program timestamp for each of the key-value pairs in the key-value registry.

17. The method as claimed in claim 11 further comprising maintaining the key-value registry of the key-value pairs including an activity log for each of the key-value pairs in the key-value registry.

18. The method as claimed in claim 11 wherein selecting the erase block includes selecting the erase block for a memory garbage collector.

19. The s method as claimed in claim 11 further comprising receiving the value of the key-value pairs from a host device.

20. The method as claimed in claim 11 wherein storing the key-value pairs as the key-value stores in a NAND flash memory.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2016
From: CHOI, INSEOK STEPHEN; AHN, BYOUNG YOUNG; KI, YANG SEOK
To: SAMSUNG ELECTRONICS CO., LTD
Reel/Frame 038116/0883 →
Continuity (2)
Provisional Application 62286193 · Jan 22, 2016
Related Publication 20170212841A1 · Jul 27, 2017