IP Library Granted Patent US 9,501,964
Granted Patent B2
US 9,501,964 · App. 15/095,051 · Granted Nov 22, 2016

Semiconductor device and data processing system selectively operating as one of a big endian or little endian system

Inventors: Goro Sakamaki (Tokyo, JP); Yuri Azuma (Tokyo, JP)
Assignee: Renesas Electronics Corporation
G09G3/2096G06F7/768G06F9/4806G06F13/10G06F13/102G06F13/20G06F13/4013G06F13/4063G06F13/4221G09G3/36G09G2360/10
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,501,964
App. No.
15/095,051
Granted
Nov 22, 2016
Kind
B2
Abstract

The present invention is to provide a semiconductor device that can correctly switch endians on the outside even if the endian of a parallel interface is not recognized on the outside. The semiconductor device includes a switching circuit and a first register. The switching circuit switches between whether a parallel interface with the outside is to be used as a big endian or a little endian. A first register holds control data of the switching circuit. The switching circuit regards the parallel interface as the little endian when first predetermined control information, that is unchanged in the values of specific bit positions even if its high-order and low-order bit positions are transposed, is supplied to the first register, and regards the parallel interface as the big endian when second predetermined control information, that is unchanged in the values of specific bit positions even if its high-order and low-order bit positions are transposed, is supplied to the first register. Whatever the endian setting status, the control information can be correctly inputted without being influenced by the endian setting status.

Claims (35)

1. A method for data processing in a display driving control device including an endian setting register, the method comprising:

operating the display driving control device to perform the steps of:

receiving an endian setting command;

storing the endian setting command in the endian setting register;

loading the endian setting command; and

after the loading, switching an operation mode based on a value of the endian setting command, the operation mode being switchable between a big endian mode and a little endian mode,

wherein the endian setting command comprises a high-order bit portion and a low-order bit portion, and

wherein the high-order bit portion and the low-order bit portion of the endian setting command are identical.

2. The method for data processing according to claim 1 , the display driving control device further comprising:

an interface circuit configured to receive the endian setting command; and

a data bus configured to transfer the endian setting command from the interface circuit to the endian setting register,

wherein the bit length of each of the high-order bit portion and the low-order bit portion is the same as the width of the data bus.

3. The method for data processing according to claim 2 , wherein the storing comprises:

when the big endian mode is selected, storing the high-order bit portion in the endian setting register and then storing the low-order bit portion in the endian setting register; and

when the little endian mode is selected, storing the low-order bit portion in the endian setting register and then storing the high-order bit portion in the endian setting register.

4. The method for data processing according to claim 1 , wherein the display driving control device is incorporated in a cellular phone.

5. A method for data processing in a display driving control device including an endian setting register, the method comprising:

operating the display driving control device to perform the steps of:

receiving an endian setting command and an endian setting address;

storing the endian setting command in the endian setting register corresponding to the endian setting address;

loading the endian setting command; and

after the loading, switching an operation mode based on a value of the endian setting command, the operation mode being switchable between a big endian mode and a little endian mode,

wherein the endian setting command comprises a high-order bit portion and a low-order bit portion,

wherein the endian setting address comprises a high-order bit portion and a low-order bit portion,

wherein the high-order bit portion and the low-order bit portion of the endian setting command are identical, and

wherein the high-order bit portion and the low-order bit portion of the endian setting address are identical.

6. The method for data processing according to claim 5 , the display driving control device further comprising:

an interface circuit configured to receive the endian setting command and the endian setting address; and

a data bus configured to transfer the endian setting command from the interface circuit to the endian setting register,

wherein the bit length of each of the high-order bit portion and the low-order bit portion of the endian setting command is the same as the width of the data bus of the data processor, and

wherein the bit length of each of the high-order bit portion and the low-order bit portion of the endian setting address is the same as the width of the data bus of the data processor.

7. The method for data processing according to claim 6 , wherein the storing comprises:

when the big endian mode is selected, storing the high-order bit portion in the endian setting register and then storing the low-order bit portion in the endian setting register; and

when the little endian mode is selected, storing the low-order bit portion in the endian setting register and then storing the high-order bit portion in the endian setting register.

8. The method for data processing according to claim 5 , wherein the display driving control device is incorporated in a cellular phone.

Assignments (1)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
Priority Claims (1)
JP 2005-160901 · Jun 1, 2005 · national
Continuity (10)
Continuation 14802836 · Jul 17, 2015
Continuation 14628059 · Feb 20, 2015
Continuation 14198414 · Mar 5, 2014
Continuation 13922232 · Jun 19, 2013
Continuation 13662516 · Oct 28, 2012
Continuation 13327757 · Dec 16, 2011
Continuation 13038237 · Mar 1, 2011
Continuation 12708805 · Feb 19, 2010
Continuation 11443126 · May 31, 2006
Related Publication 20160225309A1 · Aug 4, 2016