IP Library Granted Patent US 10,104,316
Granted Patent B2
US 10,104,316 · App. 15/125,691 · Granted Oct 16, 2018

Information processing device and information processing method

Inventor: Kenzaburo Seki (Tokyo, JP)
Assignee: Sony Corporation
H04N5/341H04N5/23293H04N5/3532H04N5/374H04N5/378H04N5/3742H04N5/3765H04N5/37452
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,104,316
App. No.
15/125,691
Granted
Oct 16, 2018
Kind
B2
Abstract

[Object] To provide an information processing device and an information processing method that can further shorten a time taken to perform processes related to an output of a captured image. [Solution] Provided is an information processing device including a processing unit configured to process each piece of first data transferred with a first data density and second data transferred with a second data density that is different from the first data density based on pixel signals output from each of a plurality of pixels. The processing unit executes at least one of processing of outputting an image based on the first data and image-processing on the second data based on the first data.

Claims (46)

1. An information processing device comprising:

a processing circuitry configured to

receive first data with a first data density in parallel with second data with a second data density that is different than the first data density, the first data and the second data based on pixel signals output from a plurality of pixels,

process the first data to output an image based on the first data,

perform image processing on the second data based on the first data,

acquire the pixel signals output from the plurality of pixels, and

perform the image processing on the second data based on a subset of the pixel signals, the subset of the pixel signals being associated with the same frame as the pixel signals serving as a generation source of the first data.

2. The information processing device according to claim 1 , wherein the processing circuitry is further configured to

control a display unit to display a through image based on the first data, and

control a predetermined storage unit to store image data based on the second data.

3. The information processing device according to claim 1 , wherein, to receive the first data with the first data density in parallel with the second data with the second data density that is different than the first data density, the processing circuitry is further configured to

acquire a first plurality of pieces of the first data, and

acquire a second plurality of pieces of the second data during a period in which the first plurality of pieces of the first data are acquired, the second plurality of pieces of the second data being a smaller number than the first plurality of pieces of the first data.

4. The information processing device according to claim 1 , wherein the processing circuitry is further configured to acquire the first data and the second data associated with the same frame in a time division manner.

5. The information processing device according to claim 4 , wherein the processing circuitry is further configured to acquire the second data after acquiring the first data.

6. The information processing device according to claim 1 , wherein the processing circuitry is further configured to

acquire a plurality of pieces of the first data that are indicative of images captured under different conditions, and

wherein the second data is indicative of at least some images among the images corresponding to the plurality of pieces of the first data.

7. The information processing device according to claim 1 , wherein the first data density is a lower density than the second data density.

8. The information processing device according to claim 7 , wherein the processing circuitry is further configured to

generate a dynamic image with a first resolution based on a plurality of pieces of the first data, and

generate a still image having a second resolution based on the second data, the second resolution being higher than the first resolution.

9. The information processing device according to claim 8 , wherein, to generate the still image having the second resolution based on the second data, the processing circuitry is further configured to generate the still image according to the pixel signals that are associated with at least some frames among a plurality of frames that form the dynamic image.

10. A system comprising:

a first information processing device including

a memory configured to hold data based on pixel signals output from a plurality of pixels; and

an output circuitry configured to output first data with a first data density in parallel with second data with a second data density that is different than the first data density, the first data and the second data based on the pixel signals output from the plurality of pixels; and

a second information processing device including

a processing circuitry configured to

receive the first data with the first data density in parallel with the second data with the second data density that is different than the first data density,

process the first data to output an image based on the first data,

perform image processing on the second data based on the first data,

acquire the pixel signals output from the plurality of pixels, and

perform the image processing on the second data based on a subset of the pixel signals, the subset of the pixel signals being associated with the same frame as the pixel signals serving as a generation source of the first data.

11. The system according to claim 10 , wherein the output circuitry is further configured to output the data held in the memory as the second data, the output of the second data being at a lower speed than a speed at which the data based on the pixel signals for one frame is written into the memory.

12. The system according to claim 10 , wherein the output circuitry is further configured to

output the first data, and

output a plurality of pieces of the second data that is based on the data held in the memory after outputting the first data.

13. The system

according to claim 12 , wherein the memory is further configured to hold the data until a capacity threshold of the memory is reached.

14. An information processing method, the method comprising:

receiving, with a processing circuitry, first data with a first data density in parallel with second data with a second data density that is different than the first data density, the first data and the second data based on pixel signals output from a plurality of pixels;

processing, with the processing circuitry, the first data to output an image based on the first data;

performing, with the processing circuitry, image processing on the second data based on the first data;

acquiring the pixel signals output from the plurality of pixels; and

performing the image processing on the second data based on a subset of the pixel signals, the subset of the pixel signals being associated with the same frame as the pixel signals serving as a generation source of the first data.

Assignments (2)
CHANGE OF NAME Recorded May 4, 2022
From: SONY CORPORATION
To: SONY GROUP CORPORATION
Reel/Frame 059853/0882 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2016
From: SEKI, KENZABURO
To: SONY CORPORATION
Reel/Frame 039717/0372 →
Priority Claims (1)
JP 2014-096867 · May 8, 2014 · national
Continuity (1)
Related Publication 20170006238A1 · Jan 5, 2017