IP Library Granted Patent US 11,342,237
Granted Patent B2
US 11,342,237 · App. 15/136,605 · Granted May 24, 2022

Semiconductor package system and related methods

Inventors: Yushuang Yao (Seremban, MY); Chee Hiong Chew (Seremban, MY); Atapol Prajuckamol (Rayong, TH)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/053H01L21/52H01L23/49811H01L24/49H01L24/85H01L25/0655H01L25/072H01L25/18H01L25/50H01L24/48H01L2224/48091H01L2224/48227H01L2924/00014H01L2924/01014H01L2924/13055H01L2924/13091H01L2924/15738H01L2924/15747
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,342,237
App. No.
15/136,605
Granted
May 24, 2022
Kind
B2
Abstract

Implementations of a semiconductor package may include: a substrate, a case coupled to the substrate and a plurality of press-fit pins. The press-fit pins are molded into and fixedly coupled with the case. The pins are also electrically and mechanically coupled to the substrate.

Claims (15)

1. A semiconductor package comprising:

a substrate;

a plurality of press-fit pins; and

a case coupled to the substrate, the case comprising a cover with the plurality of press-fit pins molded into and fixedly coupled thereto, the cover comprising a potting opening therethrough;

wherein the plurality of press-fit pins are electrically and mechanically coupled to the substrate.

2. The semiconductor package of claim 1 , wherein the case is configured to be fixedly coupled over one or more edges of the cover and over at least a portion of the substrate.

3. The semiconductor package of claim 2 , wherein the case comprises a plurality of locking projections that engage with the one or more edges of the cover and irreversibly lock the cover to the case.

4. A semiconductor package comprising:

a substrate;

a case coupled to the substrate; and

a plurality of press-fit pins;

wherein the plurality of press-fit pins are molded into and fixedly coupled with the case;

wherein the plurality of press-fit pins are electrically and mechanically coupled to the substrate; and

wherein the case comprises an opening comprising a strut that extends from a side of the opening to another side of the opening and a first set of a plurality of fingers extending from the strut on one side of the strut and a second set of a plurality of fingers extending from an opposing side of the strut.

5. The semiconductor package of claim 4 , further comprising a cover coupled to the case, the cover comprising a plurality of openings therethrough, the plurality of openings configured to receive the plurality of press-fit pins.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 041187, FRAME 0295 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064151/0203 →
SECURITY INTEREST Recorded Dec 23, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 041187/0295 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2016
From: YAO, YUSHUANG; CHEW, CHEE HIONG; PRAJUCKAMOL, ATAPOL
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038358/0873 →
Continuity (2)
Provisional Application 62267349 · Dec 15, 2015
Related Publication 20170170083A1 · Jun 15, 2017
Cited By (1)
US 12,519,256