IP Library Granted Patent US 9,905,439
Granted Patent B2
US 9,905,439 · App. 15/142,458 · Granted Feb 27, 2018

Power module package having patterned insulation metal substrate

Inventors: Hsin-Chang Tsai (Taoyuan, TW); Chia-Yen Lee (Taoyuan, TW); Peng-Hsin Lee (Taoyuan, TW)
Assignee: DELTA ELECTRONICS, INC.
H01L21/4857B32B37/12H01L21/486H01L23/49827H01L23/49844H01L23/49861B32B2307/202
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,905,439
App. No.
15/142,458
Granted
Feb 27, 2018
Kind
B2
Abstract

A power module package is provided, including a substrate, a first chip, and a second chip. The substrate includes a metal carrier, a patterned insulation layer disposed on the metal carrier and partially covering the metal carrier, and a patterned conductive layer disposed on the patterned insulation layer. The first chip is disposed on the metal carrier not covered by the patterned insulation layer. The second chip is disposed on the patterned conductive layer and electrically connected to the first chip.

Claims (11)

1. A method of manufacturing a patterned insulation metal substrate, comprising:

providing a substrate including an insulation layer and a patterned conductive layer covering a top surface of the insulation layer;

forming an adhesive side on a bottom surface of the insulation layer;

forming an opening through the insulation layer; and

laminating a patterned metal carrier to the adhesive side of the insulation layer.

2. A method of manufacturing a patterned insulation metal substrate, comprising:

providing a substrate including an insulation layer and a patterned conductive layer covering a top surface of the insulation layer;

forming an adhesive side on a bottom surface of the insulation layer;

forming an opening through the insulation layer;

laminating a metal carrier to the adhesive side of the insulation layer; and

patterning the metal carrier.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 8, 2022
From: DELTA ELECTRONICS, INC.
To: ANCORA SEMICONDUCTORS INC.
Reel/Frame 061695/0106 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2016
From: TSAI, HSIN-CHANG; LEE, CHIA-YEN; LEE, PENG-HSIN
To: DELTA ELECTRONICS, INC.
Reel/Frame 038435/0402 →
Continuity (1)
Related Publication 20170316955A1 · Nov 2, 2017