IP Library › Granted Patent US 9,967,975
Granted Patent B2
US 9,967,975 · App. 15/143,354 · Granted May 8, 2018

Multi-layer circuit board

Inventors: Ting-Hao Lin (Taoyuan, TW); Chiao-Cheng Chang (Taoyuan, TW); Yi-Nong Lin (Taoyuan, TW)
Assignee: KINSUS INTERCONNECT TECHNOLOGY CORP.
H05K1/09H05K1/0298
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,967,975
App. No.
15/143,354
Granted
May 8, 2018
Kind
B2
Abstract

A multi-layer circuit board includes a first circuit board, multiple conducting blocks, a second circuit board, and multiple conducting recesses. The first circuit board has a first conductor layer formed thereon. The conducting blocks are mounted on the first circuit board and electrically connected to the first conductor layer. The second circuit board has a second conductor layer mounted thereon and facing the first circuit board. The conducting recesses are formed in the surface of the second circuit board. Each conducting recess has a conducting layer electrically connected to the second conductor layer. When the conducting blocks are mounted in the conducting recesses, the first conductor layer and the second conductor layer are electrically connected through the conducting blocks and the conducting recesses. As can be separated from the first circuit board for test of the two conductor layers, the yield of the second circuit board is enhanced.

Claims (48)

1. A multi-layer circuit board, comprising:

a first circuit board, having:

a first conductor layer mounted on a surface of the first circuit board;

multiple conducting blocks mounted on the surface of the first circuit board and electrically connected to the first conductor layer, wherein each conducting block has:

a base layer electrically connected to the first conductor layer;

a strengthening layer sheathed on the base layer; and

an anti-oxidant layer sheathed on the strengthening layer;

a second circuit board, having:

a first surface facing the first circuit board; and

a second conductor layer mounted on the first surface of the second circuit board;

multiple conducting recesses formed in the first surface of the second circuit board, electrically connected to the second conductor layer, and corresponding to the respective conducting blocks; and

an insulating layer mounted between the first conductor layer and the second conductor layer;

wherein the second circuit board is on the surface of the first circuit board, the multiple conducting blocks are respectively mounted in the multiple conducting recesses to electrically connect the first conductor layer and the second conductor layer.

2. The multi-layer circuit board as claimed in claim 1 , wherein the base layers of the conducting block and the first conductor layer are made from an identical material.

3. The multi-layer circuit board as claimed in claim 1 , wherein the base layer is made from one of copper and a copper alloy.

4. The multi-layer circuit board as claimed in claim 3 , wherein the strengthening layer is made from one of palladium, nickel, and tungsten and an alloy thereof.

5. The multi-layer circuit board as claimed in claim 4 , wherein the anti-oxidant layer is made from gold and tin, and an alloy thereof.

6. A multi-layer circuit board, comprising:

a first circuit board, having:

a first conductor layer mounted on a surface of the first circuit board;

multiple conducting blocks mounted on the surface of the first circuit board and electrically connected to the first conductor layer;

a second circuit board, having:

a first surface facing the first circuit board; and

a second conductor layer mounted on the first surface of the second circuit board;

multiple conducting recesses formed in the first surface of the second circuit board, electrically connected to the second conductor layer, and corresponding to the respective conducting blocks; and

an insulating layer mounted between the first conductor layer and the second conductor layer;

wherein the second circuit board is on the surface of the first circuit board, the multiple conducting blocks are respectively mounted in the multiple conducting recesses to electrically connect the first conductor layer and the second conductor layer;

wherein each conducting recess has a conducting layer formed thereon and electrically connected to the second conductor layer;

wherein each conducting layer has:

a connection layer made from copper; and

a sheathing layer made from one of gold and a gold alloy.

7. The multi-layer circuit board as claimed in claim 6 , wherein the multiple conducting recesses correspond to the multiple conducting blocks in shape.

8. The multi-layer circuit board as claimed in claim 1 , wherein each conducting layer has:

a connection layer made from copper; and

a sheathing layer made from one of gold and a gold alloy.

9. The multi-layer circuit board as claimed in claim 2 , wherein each conducting layer has:

a connection layer made from copper; and

a sheathing layer made from one of gold and a gold alloy.

10. The multi-layer circuit board as claimed in claim 3 , wherein each conducting layer has:

a connection layer made from copper; and

a sheathing layer made from one of gold and a gold alloy.

11. The multi-layer circuit board as claimed in claim 4 , wherein each conducting layer has:

a connection layer made from copper; and

a sheathing layer made from one of gold and a gold alloy.

12. The multi-layer circuit board as claimed in claim 5 , wherein each conducting layer has:

a connection layer made from copper; and

a sheathing layer made from one of gold and a gold alloy.

13. The multi-layer circuit board as claimed in claim 1 , wherein the insulating layer is disposed between the first conductor layer and the second conductor layer rather than between the multiple conducting blocks and the multiple conducting recesses.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2016
From: LIN, TING-HAO; CHANG, CHIAO-CHENG; LIN, YI-NONG
To: KINSUS INTERCONNECT TECHNOLOGY CORP.
Reel/Frame 038430/0451 →
Continuity (1)
Related Publication 20170318671A1 · Nov 2, 2017