IP Library › Granted Patent US 9,768,157
Granted Patent B2
US 9,768,157 · App. 15/158,559 · Granted Sep 19, 2017

Amplifier voltage limiting in radio-frequency devices

Inventors: Anthony Francis Quaglietta (Methuen, MA); Michael Joseph McPartlin (North Andover, MA)
Assignee: Skyworks Solutions, Inc.
H01L27/0248H01L21/76898H01L23/481H01L29/66272H01L29/732H01L29/735H01L29/7322H01L27/0288H01L2224/05554H01L2224/48091H01L2224/48227H01L2924/15184H01L2924/15192H01L2924/181
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,768,157
App. No.
15/158,559
Granted
Sep 19, 2017
Kind
B2
Abstract

Disclosed herein are systems and method for voltage clamping in semiconductor circuits using through-silicon via (TSV) positioning. A semiconductor die is disclosed that includes a silicon substrate, a bipolar transistor having collector, emitter, base and sub-collector regions disposed on the substrate, and a through-silicon via (TSV) positioned within 35 μm of the sub-collector region in order to clamp a peak voltage of the bipolar transistor at a voltage limit level.

Claims (17)

1. A radio-frequency device comprising:

a semiconductor substrate;

a bipolar transistor having collector, emitter, base and sub-collector regions disposed on the substrate;

an expitaxial layer of low-resistivity substrate formed at a top surface of the semiconductor substrate;

a through-silicon via positioned within 35 μm of the sub-collector region in order to clamp a peak voltage of the bipolar transistor at a voltage limit level;

a low-resistivity well implanted at the top surface of the semiconductor substrate; and

a high-resistivity implant region implanted at the top surface of the semiconductor substrate between the low-resistivity well and the through-silicon via.

2. The radio-frequency device of claim 1 wherein the through-silicon via is disposed a distance of between approximately 15-25 μm from the sub-collector region of the bipolar transistor.

3. The radio-frequency device of claim 1 wherein the through-silicon via is disposed a distance of approximately 20 μm from the sub-collector region of the bipolar transistor.

4. The radio-frequency device of claim 1 wherein the through-silicon via is disposed a distance of between approximately 10-15 μm from the sub-collector region of the bipolar transistor.

5. The radio-frequency device of claim 1 wherein the voltage limit level is between approximately 4-9 volts.

6. The radio-frequency device of claim 1 wherein the bipolar transistor is a bipolar transistor having a silicon or silicon-germanium alloy base.

7. The radio-frequency device of claim 1 wherein the semiconductor substrate has a resistivity greater than 50 Ohm*cm.

8. The radio-frequency device of claim 1 wherein the semiconductor substrate includes a high-resistivity portion and the bipolar transistor is disposed above the high-resistivity portion.

9. The radio-frequency device of claim 8 wherein the high-resistivity portion has a resistivity value greater than 500 Ohm*cm.

10. The radio-frequency device of claim 8 wherein the high-resistivity portion has a resistivity of at least approximately 1 kOhm*cm.

11. The radio-frequency device of claim 1 wherein the bipolar transistor is a component of a power amplifier.

Continuity (3)
Division 14581668 · Dec 23, 2014
Provisional Application 61922618 · Dec 31, 2013
Related Publication 20160268246A1 · Sep 15, 2016