IP Library › Granted Patent US 9,853,045
Granted Patent B2
US 9,853,045 · App. 15/173,888 · Granted Dec 26, 2017

Semiconductor device having channel holes

Inventors: Sung Min Hwang (Seoul, KR); Jang Gn Yun (Hwaseong-si, KR); Ahn Sik Moon (Hwaseong-si, KR); Se Jun Park (Hwaseong-si, KR); Zhiliang Xia (Hwaseong-si, KR); Joon Sung Lim (Yongin-si, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L27/11582H01L27/1157H01L27/11565H01L27/11573
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,853,045
App. No.
15/173,888
Granted
Dec 26, 2017
Kind
B2
Abstract

A semiconductor device includes a gate stack including gate electrodes stacked vertically on a substrate. Channel holes penetrate through the gate stack to extend vertically to the substrate. Each of the channel holes includes a channel region. First channel pads are each disposed at an end of a respective channel hole opposite the substrate. Each of the first channel pads includes at least one first conductivity-type impurity. Second channel pads are each disposed at an end of a respective channel hole opposite the substrate. Each of the second channel pads includes at least one second conductivity-type impurity.

Claims (32)

1. A semiconductor device comprising:

a gate stack including gate electrodes stacked vertically on a substrate;

channel holes penetrating through the gate stack to extend vertically to the substrate, wherein the channel holes include a pair of first channel holes and at least one second channel hole between the pair of first channel holes, wherein each of the channel holes includes a channel region, and wherein the gate electrodes share the pair of first channel holes and the at least one second channel hole;

a single horizontal portion disposed below the gate stack, connecting lower portions of the pair of first channel holes and the at least one second hole, and extending horizontally;

first channel pads, the pair of first channel holes opposite the substrate;

at least one second channel pads disposed at an end of the at least one second channel hole opposite the substrate,

wherein portions of the channel region extend from the channel holes to the single horizontal portion to be connected to each other;

first interconnection lines connected to the first channel pads; and

at least one second interconnection line connected to the at least one second channel pads, wherein the at least one second interconnection line receives an electrical signal different from an electrical signal applied to the first interconnection lines.

2. The semiconductor device of claim 1 , wherein the first and second interconnection lines are disposed at different heights.

3. The semiconductor device of claim 1 , wherein the single horizontal portion has a plate shape extending in a direction along the gate electrodes.

4. The semiconductor device of claim 1 , further comprising insulation layers disposed on both sides of the gate stack, and extending in a direction along the gate stack.

5. The semiconductor device of claim 1 , wherein the gate electrodes comprise a single gate electrode, and

wherein the pair of first channel holes and the at least one second channel hole penetrate through the single gate electrode.

6. A semiconductor device, comprising:

a gate stack including gate electrodes stacked vertically on a substrate;

channel holes penetrating through the gate stack to extend vertically to the substrate, wherein the channel holes include a pair of first channel holes and at least one second channel hole between the pair of first channel holes, wherein each of the channel holes includes a channel region, and wherein the gate electrodes share the pair of first channel holes and the at least one second channel hole;

a single horizontal portion disposed below the gate stack, connecting lower portions of the pair of first channel holes and the at least one second hole, and extending horizontally;

first channel pads, the pair of first channel holes opposite the substrate;

at least one second channel pads disposed at an end of the at least one second channel hole opposite the substrate,

wherein portions of the channel region extend from the channel holes to the single horizontal portion to be connected to each other; and

a hole connecting portion disposed on sides of two adjacent channel holes of the channel holes to connect the two adjacent channel holes to each other.

7. The semiconductor device of claim 6 , wherein the first and second channel pads are disposed at upper ends of the channel holes connected by the hole connecting portion.

8. The semiconductor device of claim 6 , wherein the hole connecting portion extends horizontally above an upper surface of the substrate between the channel holes.

9. A semiconductor device of claim 1 , comprising:

a gate stack including gate electrodes stacked vertically on a substrate;

channel holes penetrating through the gate stack to extend vertically to the substrate, wherein the channel holes include a pair of first channel holes and at least one second channel hole between the pair of first channel holes, wherein each of the channel holes includes a channel region, and wherein the gate electrodes share the pair of first channel holes and the at least one second channel hole;

a single horizontal portion disposed below the gate stack, connecting lower portions of the pair of first channel holes and the at least one second hole, and extending horizontally;

first channel pads, the pair of first channel holes opposite the substrate; and

at least one second channel pads disposed at an end of the at least one second channel hole opposite the substrate,

wherein portions of the channel region extend from the channel holes to the single horizontal portion to be connected to each other,

wherein each of the first channel pads includes at least one first conductivity-type impurity, and wherein each of the second channel pads includes at least one second conductivity-type impurity.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2016
From: HWANG, SUNG MIN; YUN, JANG GN; MOON, AHN SIK; PARK, SE JUN; XIA, ZHILIANG; LIM, JOON SUNG
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 038814/0264 →
Priority Claims (1)
KR 10-2015-0112377 · Aug 10, 2015 · national
Continuity (1)
Related Publication 20170047342A1 · Feb 16, 2017