IP Library Granted Patent US 10,002,923
Granted Patent B2
US 10,002,923 · App. 15/174,334 · Granted Jun 19, 2018

Techniques for forming finFET transistors with same fin pitch and different source/drain epitaxy configurations

Inventors: Kangguo Cheng (Schenectady, NY); Peng Xu (Guilderland, NY)
Assignee: International Business Machines Corporation
H01L29/0847H01L21/823418H01L21/823431H01L21/823468H01L21/823481H01L27/0886
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,002,923
App. No.
15/174,334
Granted
Jun 19, 2018
Kind
B2
Abstract

In one aspect, a method of forming a finFET device includes: partially forming fins in first/second regions of a substrate; selectively forming spacers on opposite sides of only the fins in a second region; completing formation of the fins such that, based on the spacers, the fins in the second region have a wider base; depositing an insulator between the fins; recessing the insulator to expose a top portion of the fins; forming at least one gate over the fins; further recessing the insulator in the source and drain regions to expose a bottom portion of the fins; and growing an epitaxial material in the source and drain regions that is un-merged in the first region yet is merged in the second region due to the base of the fins in the second region having a wider base. A finFET device is also provided.

Claims (27)

1. A method of forming a fin field-effect transistor (finFET) device, comprising:

partially forming fins in a substrate, wherein at least one of the fins is formed in a first region of the substrate, and at least another one of the fins is formed in a second region of the substrate;

selectively forming spacers on opposite sides of only the fins in the second region of the substrate;

completing formation of the fins such that the fins in the first region of the substrate have a uniform width and, based on the spacers, the fins in the second region of the substrate have a base that is wider than the fins in the first region of the substrate;

depositing an insulator between the fins;

recessing the insulator to expose a top portion of the fins;

forming at least one gate over a region of the fins that serves as a channel region of the finFET device, and wherein regions of the fins extending out from under the gate serve as source and drain regions of the finFET device;

further recessing the insulator in the source and drain regions to expose a bottom portion of the fins; and

growing an epitaxial material in the source and drain regions that is un-merged in the first region of the substrate yet is merged in the second region of the substrate due to the base of the fins in the second region of the substrate being wider than the fins in the first region of the substrate,

wherein the method further comprises: removing the spacers before depositing the insulator between the fins.

2. The method of claim 1 , wherein the fins have a uniform pitch x.

3. The method of claim 1 , wherein the top portion of the fins in the second region of the substrate have a width w, and the bottom portion of the fins in the second region of the substrate have a width w′, wherein w′>w.

4. The method of claim 3 , wherein the top portion and the bottom portion of the fins in the first region of the substrate have the width w.

5. The method of claim 1 , further comprising:

forming the spacers on opposite sides of the fins;

forming a mask covering the spacers and fins in only the second region of the substrate;

removing the spacers from the fins in the first region of the substrate; and

removing the mask.

6. The method of claim 1 , wherein the spacers comprise oxide spacers.

7. The method of claim 1 , further comprising:

forming gate spacers on opposite sides of the gate.

8. The method of claim 7 , further comprising:

depositing a gate spacer material onto the substrate and alongside the gate; and

removing the gate spacer material from the fins in the source and drain regions.

9. The method of claim 8 , wherein the gate spacer material comprises a nitride material.

10. The method of claim 8 , wherein the insulator is further recessed during removal of the gate spacer material from the fins.

11. The method of claim 1 , wherein the insulator comprises an oxide material.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052644/0868 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 6, 2016
From: CHENG, KANGGUO; XU, PENG
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 038819/0674 →
Continuity (1)
Related Publication 20170352727A1 · Dec 7, 2017
Cited By (2)
US 12,395,157 US 12,401,348