IP Library Granted Patent US 10,256,168
Granted Patent B2
US 10,256,168 · App. 15/180,072 · Granted Apr 9, 2019

Semiconductor device and lead frame therefor

Inventors: Shun Tik Yeung (Hong Kong, HK); Pompeo V. Umali (Hong Kong, HK); Chi Ho Leung (Hong Kong, HK); Kan Wae Lam (Hong Kong, HK); Hans-Juergen Funke (Hamburg, DE); Shu-Ming Yip (Hong Kong, HK)
Assignee: Nexperia B.V.
H01L23/367H01L23/373H01L23/49562H01L24/00H05K1/0204H05K1/0207H05K1/0209H05K7/10H05K7/209
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,256,168
App. No.
15/180,072
Granted
Apr 9, 2019
Kind
B2
Abstract

A semiconductor device includes a semiconductor die having a first side having a first terminal and an opposite second side having at least two second terminals. A lead frame has a first part and a second part. The second part of the lead frame is both electrically and mechanically spaced from the first part. The second side of the die is attached to the lead frame such that the first and second lead frame parts are respectively connected to the at least two second terminals. The first and second lead frame parts include respective first and second extensions that project past a side of the die and provide first and second terminal surfaces that are co-planar with the first terminal on the first side of the die. The device makes use of the terminals on the both sides of the die. The device second side is exposed for thermal performance.

Claims (32)

1. A semiconductor device, comprising:

a semiconductor die having a first side and an opposite second side, the semiconductor die comprising a first terminal on the first side and at least two second terminals on the second side; and

a lead frame comprising:

first and second base parts that are electrically and mechanically spaced from each other, wherein the second side of the semiconductor die is mounted to the lead frame so that the at least two second terminals are electrically connected, respectively, to the first and second base parts; and

the first base part having only one first protrusion that projects past a side of the semiconductor die and provides a first terminal surface that is co-planar with the first terminal on the first side of the semiconductor die,

the second base part having only one second protrusion that projects past a side of the semiconductor die and provides a second terminal surface that is co-planar with the first terminal on the first side of the semiconductor die,

wherein the first and second protrusions are substantially the same size.

2. The semiconductor device of claim 1 , wherein each of the at least two second terminals include an area, and wherein the areas of the at least two second terminals are different.

3. The semiconductor device of claim 2 , wherein each of the first and second base parts of the lead frame have an area corresponding to the area of the respectively connected second terminal.

4. The semiconductor device of claim 1 , wherein the semiconductor device has a top surface and a bottom surface, and wherein the first side of the semiconductor die, the first protrusion, and the second protrusion are exposed on the bottom surface.

5. The semiconductor device of claim 4 , wherein the first and second base parts of the lead frame respectively have exposed surfaces on the top surface of the semiconductor device.

6. The semiconductor device of claim 5 , wherein the first and second protrusions have exposed parts on a lateral side of the semiconductor device.

7. The semiconductor device of claim 1 , wherein the first and second protrusions extend perpendicularly from the first and second base parts.

8. The semiconductor device of claim 1 , wherein the semiconductor die comprises a VDMOS, a gate of the VDMOS is connected to a first one of the second terminals, a source of the VDMOS is connected to a second one of the second terminals, and a drain of the VDMOS is connected to the first terminal.

9. The semiconductor device of claim 1 , further comprising a molding compound that at least partially encapsulates the semiconductor die.

10. A semiconductor device, comprising:

a semiconductor die comprising a first terminal on a first side and at least two second terminals on an opposite second side; and

a lead frame comprising a first part and a second part, each of the first and second parts consisting of a base and a protrusion, wherein the protrusions are respectively connected to and protrude from first sides of the bases, wherein the protrusions have a height that is substantially equal to a thickness of the semiconductor die, so that when the semiconductor die is mounted on the lead frame with the second side of the die facing the bases of the first and second parts of the lead frame, then the first side of the die is co-planar with distal ends of the protrusions, and wherein the protrusions are substantially the same size.

11. The semiconductor device of claim 10 , wherein each of the bases of the first part and the second part of the lead frame is connected to a corresponding one of the two second terminals of the semiconductor die.

12. The semiconductor device of claim 10 , wherein the distal ends of the protrusions and the first terminal are exposed on a bottom surface of the semiconductor device.

13. The semiconductor device of claim 10 , wherein each of the bases of the first and second parts have second sides opposite to the first sides, wherein the second sides are exposed on a top surface of the semiconductor device.

14. The semiconductor device of claim 10 , wherein sidewalls of the protrusions are exposed on a lateral sidewall of the semiconductor device.

15. The semiconductor device of claim 10 , further comprising a molding compound that at least partially encapsulates the semiconductor die.

16. Lead frames comprising multiple lead frame units arranged in a matrix, wherein each lead frame unit comprises:

a first part consisting of a first branch and a second branch, wherein the second branch is connected to and extends from the first branch;

a second part consisting of a third branch and a fourth branch, wherein the fourth branch is connected to and extends from the third branch;

a first connection bar configured for connecting the first branch of the first part to the third branch of the second part of a neighboring lead frame unit; and

second connection bars configured for connecting the first branch of the first part to the second and fourth branches respectively of the first and second parts of another neighboring lead frame unit,

wherein the second branch of the first part and the fourth branch of the second part are substantially the same size and extend in the same direction and to the same height.

17. The lead frames of claim 16 , wherein the first and second connection bars are removable such that the first and second parts of each lead frame unit are electrically and mechanically separable.

18. The lead frames of claim 16 , wherein the first branch of the first part has an area that is different from an area of the third branch of the second part.

19. The lead frames of claim 16 , wherein the each of the second and fourth branches protrudes perpendicularly from a side of the corresponding first and third branch.

Assignments (3)
CHANGE OF ADDRESS Recorded Sep 25, 2018
From: NEXPERIA B.V.
To: NEXPERIA B.V.
Reel/Frame 047140/0597 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2017
From: NXP B.V.
To: NEXPERIA B.V.
Reel/Frame 041002/0454 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 12, 2016
From: YEUNG, SHUN TIK; UMALI, POMPEO V.; LEUNG, CHI HO; LAM, KAN WAE; FUNKE, HANS-JUERGEN; YIP, SHU-MING
To: NXP B.V.
Reel/Frame 038891/0412 →
Continuity (1)
Related Publication 20170358514A1 · Dec 14, 2017