IP Library Granted Patent US 9,620,443
Granted Patent B2
US 9,620,443 · App. 15/208,703 · Granted Apr 11, 2017

Semiconductor component and method of manufacture

Inventors: Balaji Padmanabhan (Tempe, AZ); Prasad Venkatraman (Gilbert, AZ); Ali Salih (Mesa, AZ); Chun-Li Liu (Scottsdale, AZ); Phillip Celaya (Gilbert, AZ)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/49575H01L21/4825H01L21/4882H01L21/565H01L23/3114H01L23/4951H01L23/4952H01L23/49548H01L23/49562H01L23/49568
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,620,443
App. No.
15/208,703
Granted
Apr 11, 2017
Kind
B2
Abstract

In accordance with an embodiment, a semiconductor component includes a support having a first device receiving structure, a second device receiving structure, a first lead and a second lead. A first semiconductor chip is coupled to the first device receiving structure and a second semiconductor chip is coupled to the first semiconductor chip and the second device receiving structure. The first semiconductor chip is configured from a silicon semiconductor material and has a gate bond pad, a source bond pad, and a drain bond pad, and the second semiconductor chip is configured from a gallium nitride semiconductor chip and has a gate bond pad, a source bond pad, and a drain bond pad. In accordance with another embodiment, a method for manufacturing a semiconductor component includes coupling a first semiconductor chip to a support and coupling a second semiconductor chip to the support.

Claims (45)

1. A semiconductor component, comprising:

a support having a first device receiving structure, a second device receiving structure, and a first lead;

a first semiconductor chip having a first surface and a second surface, wherein a first gate bond pad extends from a first portion of the first surface, a source bond pad extends from a second portion of the first surface, and a drain contact is at the second surface, the gate bond pad of the first semiconductor chip coupled to the first lead and the source bond pad of the first semiconductor chip coupled to the first device receiving structure, the first semiconductor chip configured from a silicon semiconductor material and coupled to the support in a flip-chip configuration; and

a second semiconductor chip having a first surface and a second surface, a gate bond pad of the second semiconductor chip extends from a first portion of the first surface of the second semiconductor chip, a source bond pad of the second semiconductor chip extends from a second portion of the first surface of the second semiconductor chip, and a drain bond pad extends from a third portion of the first surface of the second semiconductor chip, the source bond pad of the second semiconductor chip coupled to the second surface of the first semiconductor chip, the gate bond pad of the second semiconductor chip coupled to the first device receiving structure, and the drain bond pad of the second semiconductor chip coupled to the second device receiving structure, the second semiconductor chip configured from a III-nitride semiconductor material and coupled to the support in a flip-chip configuration.

2. The semiconductor component of claim 1 , further including a first electrical interconnect electrically coupling the drain contact of the first semiconductor chip and the second surface of the second semiconductor chip.

3. The semiconductor component of claim 1 , wherein the first electrical interconnect is a clip.

4. The semiconductor component of claim 1 , further including:

a second lead extending from the first device receiving structure; and

a third lead extending from the first device receiving structure.

5. The semiconductor component of claim 1 , wherein the second device receiving structure comprises a pedestal portion and the first device receiving structure comprises a mating portion, the pedestal portion thicker than the mating portion.

6. The semiconductor component of claim 1 , further including a second lead, the second lead extending from the second device receiving structure.

7. The semiconductor component of claim 6 , further including:

a second lead extending from the first device receiving structure; and

a third lead extending from the first device receiving structure.

8. A semiconductor component, comprising:

a support having a first device receiving structure, a second device receiving structure, and a first lead, the first lead extending from the second device receiving structure;

a first semiconductor chip bonded to the first device receiving structure, the first semiconductor chip having a first surface and a second surface, wherein a cathode is formed from a first portion of the first surface and an anode is formed from a first portion of the second surface, the first semiconductor chip configured from a silicon semiconductor material; and

a second semiconductor chip having a first surface and a second surface, a gate bond pad of the second semiconductor chip extends from a first portion of the first surface of the second semiconductor chip, a source bond pad of the second semiconductor chip extends from a second portion of the first surface of the second semiconductor chip, and a drain bond pad extends from a third portion of the first surface of the second semiconductor chip, the source bond pad of the second semiconductor chip coupled to the cathode of the first semiconductor chip, the gate bond pad of the second semiconductor chip coupled to the first device receiving structure, and the drain bond pad of the second semiconductor chip coupled to the second device receiving structure, the second semiconductor chip configured from a III-nitride semiconductor material and coupled to the support in a flip-chip configuration.

9. The semiconductor component of claim 8 , wherein the second device receiving structure comprises a body of electrically conductive material that is spaced apart and electrically isolated from the first device receiving structure, and wherein the first lead extends from the body of electrically conductive material.

10. The semiconductor component of claim 9 , wherein the first device receiving structure comprises a rectangularly shaped portion having a second lead extending therefrom.

11. The semiconductor component of claim 10 , wherein a sum of a thickness of the second lead and the first semiconductor chip substantially equals a thickness of the body of electrically conductive material.

12. The semiconductor component of claim 11 , further including a first bonding agent between the anode and the first device receiving structure, a second bonding agent between the cathode and the source bond pad, and a third bonding agent between the drain bond pad and the body of electrically conductive material.

13. The semiconductor component of claim 12 , wherein the first bonding agent, the second bonding agent, and the third bonding agent are the same material.

14. A semiconductor component, comprising:

a support having an interconnect area, a device receiving area, and an electrically conductive substrate;

an insulating material formed on the device receiving area;

a first electrically conductive layer formed on a first portion of the insulating material;

a second electrically conductive layer formed on a second portion of the insulating material;

a first lead adjacent to and electrically isolated from the first electrically conductive layer;

a second lead adjacent to and electrically isolated from the second electrically conductive layer;

a third lead extending from the electrically conductive substrate;

a first semiconductor chip having a first surface and a second surface, wherein a first gate bond pad extends from a first portion of the first surface, a source bond pad extends from a second portion of the first surface, and a drain contact is at the second surface, the gate bond pad of the first semiconductor chip coupled to the first electrically conductive layer and the source bond pad of the first semiconductor chip coupled to the second electrically conductive layer, the first semiconductor chip configured from a silicon semiconductor material and coupled to the support in a flip-chip configuration; and

a second semiconductor chip having a first surface and a second surface, a gate bond pad of the second semiconductor chip extends from a first portion of the first surface of the second semiconductor chip, a source bond pad of the second semiconductor chip extends from a second portion of the first surface of the second semiconductor chip, and a drain bond pad extends from a third portion of the first surface of the second semiconductor chip, the source bond pad of the second semiconductor chip coupled to the drain contact of the first semiconductor chip, the gate bond pad of the second semiconductor chip coupled to the second electrically conductive layer, and the drain bond pad of the second semiconductor chip coupled to the electrically conductive substrate, the second semiconductor chip configured from a III-nitride semiconductor material and coupled to the support in a flip-chip configuration.

15. The semiconductor component of claim 14 , wherein the electrically conductive substrate has a rectangular shape and a pedestal extending from a portion of the electrically conductive substrate.

16. The semiconductor component of claim 15 , further including:

a first clip electrically coupling the first electrically conductive layer to the first lead; and

a second clip electrically coupling the second electrically conductive layer to the second lead.

17. The semiconductor component of claim 16 , wherein the second clip is bonded to the second electrically conductive layer through a bonding agent and the source bond pad of the first semiconductor chip is bonded to the second electrically conductive layer through another bonding agent.

18. The semiconductor component of claim 16 , wherein the second clip is bonded to the second electrically conductive layer through a bonding agent and the source bond pad of the first semiconductor chip is bonded to the second clip through another bonding agent.

19. The semiconductor component of 18 , further including:

a fourth lead adjacent to and electrically isolated from the second electrically conductive layer;

a fifth lead adjacent to and electrically isolated from the second electrically conductive layer;

a bond wire coupled between the drain contact and the fifth lead; and

a portion of the second clip coupled between the drain contact of the first semiconductor chip and the fourth lead.

20. The semiconductor component of 16 , wherein the insulating material is a ceramic.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 041187, FRAME 0295 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064151/0203 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2017
From: LIU, CHUN-LI
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 041646/0727 →
SECURITY INTEREST Recorded Dec 23, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 041187/0295 →
CORRECTIVE ASSIGNMENT TO CORRECT THE SPELLING OF 4TH INVENTOR'S FIRST NAME PREVIOUSLY RECORDED AT REEL: 039212 FRAME: 0262. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE ASSIGNMENT. Recorded Aug 4, 2016
From: VENKATRAMAN, PRASAD; PADMANABHAN, BALAJI; SALIH, ALI; CELAYA, PHILLIP
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 039423/0627 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2016
From: VENKATRAMAN, PRASAD; PADMANABHAN, BALAJI; SALIH, ALI; CELAYA, PHILL
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 039212/0262 →
Continuity (2)
Provisional Application 62196642 · Jul 24, 2015
Related Publication 20170025340A1 · Jan 26, 2017