IP Library Granted Patent US 10,218,225
Granted Patent B2
US 10,218,225 · App. 15/233,859 · Granted Feb 26, 2019

Wireless power transfer gate-drive power reduction

Inventor: Ryan Michael Desrosiers (Fort Collins, CO)
Assignee: Avago Technologies International Sales PTE, Limited
H02J50/12H02J7/025H02M1/08H02M3/158H02M3/33592H02M1/36H02M2001/0006H02M2001/007H02M2001/008H02M2001/0045H02M2001/0054H02M2001/0058Y02B70/1475Y02B70/1491
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,218,225
App. No.
15/233,859
Granted
Feb 26, 2019
Kind
B2
Abstract

A device and circuits are provided for wireless power transfer (WPT) gate-drive power reduction. A WPT receiver circuit includes a receive coil to couple to a transmit coil of a WPT transmitter circuit. A rectification circuit is coupled to the receive coil to generate a rectified voltage. The rectification circuit is a bridge rectifier circuit including a first set of field-effect transistors (FETs). One or more gate-drive control circuits improve power dissipation of the rectification circuit by controlling drive voltages of gate terminals of the first set of FET switches after start-up of the WPT receiver circuit.

Claims (34)

1. A wireless power transfer (WPT) receiver circuit, the circuit comprising:

a receive coil configured to couple to a transmit coil of a WPT transmitter circuit;

a rectification circuit coupled to the receive coil and configured to generate a rectified voltage, wherein the rectification circuit comprises a bridge rectifier circuit including a first set of field-effect transistor (FET) switches; and

one or more gate-drive control circuits including a first and a second switch and configured to improve power dissipation of the rectification circuit by controlling drive voltages of gate terminals of the first set of FET switches after start-up of the WPT receiver circuit, wherein the first switch is configured to allow switching between start-up and after start-up gate-drive voltages.

2. The circuit of claim 1 , further comprising a buck switching regulator configured to condition the rectified voltage, wherein the buck switching regulator comprises a second set of FET switches, and wherein the buck switching regulator is configured to operate at a reduced operating frequency.

3. The circuit of claim 2 , wherein the one or more gate-drive control circuits are configured to control drive voltages of gate terminals of the second set of FET switches after start-up of the WPT receiver circuit.

4. The circuit of claim 2 , wherein the first set of FET switches and the second set of FET switches comprise finger FETs that allow reducing a power loss of the rectification circuit by FET scaling.

5. The circuit of claim 4 , wherein the FET scaling comprises a fractional-drive scheme including a half-drive scheme, and a quarter-drive scheme.

6. The circuit of claim 1 , wherein the second switch comprises a multiple-input switch configured to enable applying one of a battery voltage, a buck regulator voltage, or the rectified voltage as the drive voltages of gate terminals of the first set of FET switches after the start-up of the WPT receiver circuit.

7. The circuit of claim 6 , wherein the one or more gate-drive control circuits further comprise a low-drop-out (LDO) regulator configured to condition an output of the multiple-input switch.

8. The circuit of claim 1 , wherein the receiver coil is configured to electromagnetically couple to the transmit coil.

9. The circuit of claim 1 , wherein the receiver coil is configured to couple to the transmit coil via magnetic resonance coupling.

10. The circuit of claim 1 , wherein the rectification circuit is further configured to provide a matching impedance to the receive coil and an RC circuit.

11. A wireless power transfer (WPT) receiver circuit, the circuit comprising:

a receive coil configured to couple to a transmit coil of a WPT transmitter circuit;

a rectification circuit coupled to the receive coil and configured to generate a rectified voltage, the rectification circuit comprising a bridge rectifier circuit including a first set of field-effect transistor (FET) switches;

one or more gate-drive control circuits including a first switch and a second switch, wherein the first switch is configured to allow switching between start-up and after start-up gate-drive voltages; and

a buck switching regulator configured to condition the rectified voltage, wherein:

the buck switching regulator comprises a second set of FET switches, and

the first set of FET switches and the second set of FET switches comprise finger FETs that allow reducing a power loss of the rectification circuit by FET scaling.

12. The circuit of claim 11 , further comprising one or more gate-drive control circuits configured to improve power dissipation of the rectification circuit by controlling drive voltages of gate terminals of the first set of FET switches and the second set of FET switches after start-up of the WPT receiver circuit.

13. The circuit of claim 11 , wherein the second switch comprises a multiple-input switch configured to enable applying one of a battery voltage, a buck regulator voltage, or the rectified voltage as the drive voltages of gate terminals of the FET switches after the start-up of the WPT receiver circuit.

14. The circuit of claim 11 , wherein the one or more gate-drive control circuits further comprise a low-drop-out (LDO) regulator configured to condition an output of the multiple-input switch.

15. The circuit of claim 11 , wherein the FET scaling comprises a fractional-drive scheme including a half-drive scheme, and a quarter-drive scheme.

16. The circuit of claim 11 , wherein the receiver coil is configured to couple to the transmit coil by one of electromagnetic coupling or magnetic resonance coupling.

17. The circuit of claim 11 , wherein the rectification circuit is further configured to provide a matching impedance to the receive coil and an RC circuit.

18. A wireless communication device comprising:

a wireless power transfer (WPT) receiver configured to couple to a WPT transmitter, the WPT receiver comprising:

a receive coil configured to couple to a transmit coil of the WPT transmitter;

a rectification circuit coupled to the receive coil and configured to generate a rectified voltage, the rectification circuit including a first set of field-effect transistor (FET) switches;

a buck switching regulator configured to condition the rectified voltage, the buck switching regulator including a second set of FET switches; and

one or more gate-drive control circuits including a first switch and a second switch and configured to improve power dissipation of the WPT receiver by controlling drive voltages of gate terminals of the first set of FET switches and the second set of FET switches after start-up of the WPT receiver, and wherein the first switch is configured to allow switching between start-up and after start-up gate-drive voltages.

19. The wireless communication device of claim 18 , wherein the second switch comprises a multiple-input switch configured to enable applying one of a battery voltage, a buck regulator voltage, or the rectified voltage as the drive voltages of gate terminals of the first set of FET switches and the second set FET switches after the start-up of the WPT receiver.

20. The circuit of claim 18 , wherein the rectification circuit is further configured to provide a matching impedance to the receive coil and an RC circuit.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE OF THE MERGER AND APPLICATION NOS. 13/237,550 AND 16/103,107 FROM THE MERGER PREVIOUSLY RECORDED ON REEL 047231 FRAME 0369. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048549/0113 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047231/0369 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2016
From: DESROSIERS, RYAN MICHAEL
To: BROADCOM CORPORATION
Reel/Frame 039670/0460 →
Continuity (2)
Provisional Application 62236822 · Oct 2, 2015
Related Publication 20170098962A1 · Apr 6, 2017
Cited By (2)
US 12,237,695 US 12,368,324