IP Library Granted Patent US 9,748,863
Granted Patent B1
US 9,748,863 · App. 15/248,980 · Granted Aug 29, 2017

System and method for leakage current suppression in a low switching frequency photovoltaic cascaded multilevel inverter

Inventors: Yan Zhou (Tallahassee, FL); Hui Li (Tallahassee, FL)
Assignee: The Florida State University Research Foundation, Inc.
H02M7/537H02J3/383
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,748,863
App. No.
15/248,980
Granted
Aug 29, 2017
Kind
B1
Abstract

The cascaded multilevel inverter is considered to be a promising topology alternative for low-cost and high-efficiency photovoltaic (PV) systems. However, the leakage current issue, resulting from the stray capacitances between the PV panels and the earth, remains a challenge in the photovoltaic cascaded multilevel inverter application. The present invention presents leakage current suppression solutions for the PV cascaded multilevel inverter by introducing properly arranged and designed passive filters. The embodiments of the invention do not include an active semiconductor device, and as such, the leakage current suppression techniques of the present invention retain the simple structure of the cascaded inverter and do not complicate the associated control system.

Claims (39)

1. A system for leakage current suppression in a photovoltaic cascaded multilevel inverter, the system comprising:

a photovoltaic cascaded inverter, the photovoltaic cascaded inverter comprising a plurality of cascaded inverter modules, each of the plurality of cascaded inverter modules comprising a DC-side and an AC-side, wherein the DC-side of each of the plurality of cascaded inverter modules is coupled to one of a plurality of photovoltaic DC voltage sources and the AC-side of each of the plurality of cascaded inverter modules are coupled in series with each other, and each of the plurality of cascaded inverter modules further comprising;

a common mode DC-side choke coupled to the DC-side of each cascaded inverter module;

a common mode AC-side choke coupled to the AC-side of each cascaded inverter module;

a first DC-side circulating path capacitor having a first terminal coupled to a positive terminal of a photovoltaic DC voltage source and a second terminal coupled to a common node of the plurality of cascaded inverter modules;

a second DC-side circulating path capacitor having a first terminal coupled to a negative terminal of the photovoltaic DC voltage source and a second terminal coupled to a common node of the plurality of cascaded inverter modules;

a first AC-side circulating path capacitor having a first terminal coupled to an first output of the common mode AC-side choke and a second terminal coupled to the common node of the plurality of cascaded inverter modules; and

a second AC-side circulating path capacitor having a first terminal coupled to a second output of the common mode AC-side choke and a second terminal coupled to the common node of the plurality of cascaded inverter modules.

2. The system of claim 1 , wherein each of the plurality of cascaded inverter modules further comprises at least one inverter circuit coupled between the DC-side and the AC-side of the cascaded inverter module.

3. The system of claim 1 , wherein each of the plurality of cascaded inverter modules further comprises at least one H-bridge inverter coupled between the DC-side and the AC-side of the cascaded inverter module.

4. The system of claim 1 , wherein the photovoltaic DC voltage source is a photovoltaic DC voltage source of a photovoltaic array of DC voltage sources.

5. The system of claim 1 , wherein each of the plurality of cascaded inverter modules further comprises a DC-link capacitor coupled between the DC-side choke and the DC-side of each of the inverter module.

6. The system of claim 1 , further comprising two same split inductors coupled between an output of the photovoltaic cascaded inverter and a ground node.

7. The system of claim 1 , wherein each of the plurality of cascaded inverter modules further comprises a parasitic capacitor coupled between an input to the photovoltaic DC voltage source and a ground node.

8. The system of claim 1 , wherein the DC-side choke, the AC-side choke, the first DC-side circulating capacitor, the second DC-side circulating capacitor, the first AC-side circulating capacitor and the second AC-side circulating capacitor are designed to have a resonant frequency that is substantially lower than a switching frequency of the photovoltaic cascaded inverter.

9. A system for leakage current suppression in a photovoltaic cascaded multilevel inverter, the system comprising:

a photovoltaic cascaded inverter, the photovoltaic cascaded inverter comprising a plurality of cascaded inverter modules, each of the plurality of cascaded inverter modules comprising a DC-side and an AC-side, wherein the DC-side of each of the plurality of cascaded inverter modules is coupled to one of a plurality of photovoltaic DC voltage sources and the AC-side of each of the plurality of cascaded inverter modules are coupled in series with each other, and each of the plurality of cascaded inverter modules further comprising;

a common mode DC-side choke coupled to the DC-side of each cascaded inverter module;

a common mode AC-side choke coupled to the AC-side of each cascaded inverter module;

a first DC-side circulating path capacitor having a first terminal coupled to a positive terminal of a photovoltaic DC voltage source and a second terminal coupled to a common node of the plurality of cascaded inverter modules;

a second DC-side circulating path capacitor having a first terminal coupled to a negative terminal of the photovoltaic DC voltage source and a second terminal coupled to a common node of the plurality of cascaded inverter modules;

a first AC-side circulating path capacitor having a first terminal coupled to an first output of the common mode AC-side choke and a second terminal coupled to the common node of the plurality of cascaded inverter modules;

a second AC-side circulating path capacitor having a first terminal coupled to a second output of the common mode AC-side choke and a second terminal coupled to the common node of the plurality of cascaded inverter modules; and

at least one inverter circuit coupled between the DC-side and the AC-side of the plurality of cascaded inverter modules.

10. The system of claim 9 , wherein the at least one inverter circuit is an H-bridge inverter coupled between the DC-side and the AC-side of the cascaded inverter module.

11. The system of claim 9 , wherein the photovoltaic DC voltage source is a photovoltaic DC voltage source of a photovoltaic array of DC voltage sources.

12. The system of claim 9 , wherein each of the plurality of cascaded inverter modules further comprises a DC-link capacitor coupled between the DC-side choke and the DC-side of each of the inverter module.

13. The system of claim 9 , further comprising two same split inductors coupled between an output of the photovoltaic cascaded inverter and a ground node.

14. The system of claim 9 , wherein each of the plurality of cascaded inverter modules further comprises a parasitic capacitor coupled between an input to the photovoltaic DC voltage source and a ground node.

15. The system of claim 9 , wherein the DC-side choke, the AC-side choke, the first DC-side circulating capacitor, the second DC-side circulating capacitor, the first AC-side circulating capacitor and the second AC-side circulating capacitor are designed to have a resonant frequency that is substantially lower than a switching frequency of the photovoltaic cascaded inverter.

16. A method for suppressing leakage current in a photovoltaic cascaded multilevel inverter, the method comprising:

coupling a common mode DC-side choke to a DC-side of each of a plurality of cascaded inverter modules of a photovoltaic cascaded inverter;

coupling a common mode AC-side choke to an AC-side of each of the plurality of cascaded inverter modules of a photovoltaic cascaded inverter;

coupling a first DC-side circulating path capacitor to the DC-side of each of the plurality of cascaded inverter modules, wherein a first terminal of the first DC-side circulating path capacitor is coupled to a positive terminal of a photovoltaic DC voltage source and a second terminal is coupled to a common node of the plurality of cascaded inverter modules;

coupling a second DC-side circulating path capacitor to the DC-side of each of the plurality of cascaded inverter modules, wherein a first terminal of the second DC-side circulating path capacitor is coupled to a negative terminal of the photovoltaic DC voltage source and a second terminal is coupled to a common node of the plurality of cascaded inverter modules;

coupling a first AC-side circulating path capacitor to the AC-side of photovoltaic cascaded inverter, wherein a first terminal of the first AC-side circulating path capacitor is coupled to an first output of the common mode AC-side choke and a second terminal is coupled to the common node of the plurality of cascaded inverter modules;

coupling a second AC-side circulating path capacitor to the AC-side of the photovoltaic cascaded inverter, wherein a first terminal of the second AC-side circulating path capacitor is coupled to a second output of the common mode AC-side choke and a second terminal is coupled to the common node of the plurality of cascaded inverter modules; and

suppressing a leakage current in each of the plurality of cascaded inverter modules of the photovoltaic cascaded inverter using the DC-side choke, the AC-side choke, the first DC-side circulating path capacitor and the second DC-side circulating path capacitor of each of the plurality of cascaded inverter modules and the first AC-side circulating path capacitor and the second AC-side circulating path capacitor of the photovoltaic cascaded inverter.

17. The method of claim 16 , further comprising designing the DC-side choke, the AC-side choke, the first DC-side circulating capacitor, the second DC-side circulating capacitor, the first AC-side circulating capacitor and the second AC-side circulating capacitors to have a resonant frequency that is substantially lower than a switching frequency of the photovoltaic cascaded inverter.

Assignments (2)
CONFIRMATORY LICENSE Recorded Dec 1, 2016
From: FLORIDA STATE UNIVERSITY
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 040781/0019 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2016
From: ZHOU, YAN; LI, HUI
To: THE FLORIDA STATE UNIVERSITY RESEARCH FOUNDATION, INC.
Reel/Frame 039740/0214 →
Continuity (2)
Continuation 14209010 · Mar 13, 2014
Provisional Application 61780119 · Mar 13, 2013