IP Library Granted Patent US 9,780,196
Granted Patent B2
US 9,780,196 · App. 15/261,308 · Granted Oct 3, 2017

Method of forming a semiconductor device including forming a shield conductor overlying a gate conductor

Inventors: Balaji Padmanabhan (Scottsdale, AZ); Prasad Venkatraman (Gilbert, AZ); Gordon M. Grivna (Mesa, AZ)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L29/66666H01L29/407H01L29/4175H01L29/41766H01L29/4236H01L29/66621H01L29/66636H01L29/66734H01L29/7813H01L29/7827H01L29/7834H01L29/7835H01L29/513
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,780,196
App. No.
15/261,308
Granted
Oct 3, 2017
Kind
B2
Abstract

In one embodiment, a semiconductor device is formed to include a gate structure extending into a semiconductor material that is underlying a first region of semiconductor material. The gate structure includes a conductor and also a gate insulator that has a first portion positioned between the gate conductor and a first portion of the semiconductor material that underlies the gate conductor. The first portion of the semiconductor material is configured to form a channel region of the transistor which underlies the gate conductor. The gate structure may also include a shield conductor overlying the gate conductor and having a shield insulator between the shield conductor and the gate conductor. The shield insulator may also have a second portion positioned between the shield conductor and a second portion of the gate insulator and a third portion overlying the shield conductor.

Claims (19)

1. A method of forming a semiconductor device comprising:

providing a multi-layer semiconductor material having a first layer of a first conductivity type, having a first region of a second conductivity type overlying the first layer, having a plurality of openings that extend from a surface of the first region into the first layer wherein the plurality of openings have sidewalls, a gate insulator formed on the sidewalls of a first opening of the plurality of openings, and a gate conductor material within the first opening;

removing a first portion of the gate conductor material from the first opening and leaving a second portion of the gate conductor material within the first opening as a gate conductor wherein a portion of the first layer that underlies the gate conductor forms a channel region of the semiconductor device;

forming a shield insulator within the first opening and overlying the gate conductor;

forming a shield conductor within the first opening overlying the gate conductor; and

forming a source conductor on a portion of the shield conductor to form an electrical connection between the shield conductor and the first layer.

2. The method of claim 1 further including forming a source contact conductor to extend through the first region and into the first layer including forming the source contact conductor after forming the shield conductor and before forming an electrical connection between the source conductor and the shield conductor.

3. The method of claim 1 further including forming a source region of the second conductivity type in the first layer and proximal to the gate conductor.

4. The method of claim 3 further including forming the source conductor to electrically contact the source region.

5. The method of claim 1 further including forming a source contact conductor to extend through the first region and into the first layer including forming the source contact conductor prior to removing the first portion of the gate conductor material from the first opening.

6. The method of claim 1 including forming the shield insulator covering a top surface of the gate conductor and insulating the shield conductor from electrically contacting the gate conductor.

7. The method of claim 1 including forming the shield conductor on the shield insulator.

8. The method of claim 1 wherein forming the source conductor on a portion of the shield conductor to form the electrical connection between the shield conductor and the first layer includes forming the source conductor on a portion of the shield conductor to form a direct electrical connection between the shield conductor and the first layer.

9. A method of forming a semiconductor device comprising:

providing a multi-layer semiconductor material having a first layer of a first conductivity type, having a first region of a second conductivity type overlying the first layer, having a plurality of openings that extend from a surface of the first region into the first layer wherein the plurality of openings have sidewalls, a gate insulator formed on the sidewalls of a first opening of the plurality of openings, and a gate conductor material within the first opening;

removing a first portion of the gate conductor material from the first opening and leaving a second portion of the gate conductor material within the first opening as a gate conductor wherein a portion of the first layer that underlies the gate conductor forms a channel region of the semiconductor device;

forming a shield insulator within the first opening and overlying the gate conductor including forming the shield insulator with a second opening within the shield insulator with at least a portion of the second opening extending substantially parallel to the sidewalls of the first opening, and forming a shield conductor within the portion of the second opening;

forming the shield conductor overlying the gate conductor; and

forming a source conductor on a portion of the shield conductor to form an electrical connection between the shield conductor and the first layer.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 041187, FRAME 0295 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064151/0203 →
SECURITY INTEREST Recorded Dec 23, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 041187/0295 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2016
From: PADMANABHAN, BALAJI; VENKATRAMAN, PRASAD; GRIVNA, GORDON M.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 039690/0925 →
Continuity (2)
Division 13831883 · Mar 15, 2013
Related Publication 20160380079A1 · Dec 29, 2016