IP Library Granted Patent US 9,666,636
Granted Patent B2
US 9,666,636 · App. 15/287,430 · Granted May 30, 2017

Process module for increasing the response of backside illuminated photosensitive imagers and associated methods

Inventors: Homayoon Haddad (Beaverton, OR); Jeffrey McKee (Tualatin, OR); Jutao Jiang (Tigard, OR); Drake Miller (Tigard, OR); Chintamani Palsule (Lake Oswego, OR); Leonard Forbes (Corvallis, OR)
Assignee: SiOnyx, LLC
H01L27/14685H01L27/1464H01L27/14689H01L27/14692
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,666,636
App. No.
15/287,430
Granted
May 30, 2017
Kind
B2
Abstract

Backside illuminated photosensitive devices and associated methods are provided. In one aspect, for example, a backside-illuminated photosensitive imager device can include a semiconductor substrate having multiple doped regions forming a least one junction, a textured region coupled to the semiconductor substrate and positioned to interact with electromagnetic radiation where the textured region includes surface features sized and positioned to facilitate tuning to a preselected wavelength of light, and a dielectric region positioned between the textured region and the at least one junction. The dielectric region is positioned to isolate the at least one junction from the textured region, and the semiconductor substrate and the textured region are positioned such that incoming electromagnetic radiation passes through the semiconductor substrate before contacting the textured region. Additionally, the device includes an electrical transfer element coupled to the semiconductor substrate to transfer an electrical signal from the at least one junction.

Claims (22)

1. A method of making a backside-illuminated photosensitive imager device, comprising:

forming at least one junction at a surface of a semiconductor substrate; forming a dielectric region over the at least one junction;

forming a textured region over the dielectric region, wherein the textured region includes surface features sized and positioned to facilitate tuning to a preselected wavelength of light, wherein the dielectric region isolates the at least one junction from the textured region, and wherein the semiconductor substrate and the textured region are positioned such that incoming electromagnetic radiation passes through the semiconductor substrate before contacting the textured region;

coupling an electrical transfer element to the semiconductor substrate such that the electrical transfer element is operable to transfer an electrical signal from the at least one junction; and

further comprising depositing a reflecting region on the textured region.

2. The method of claim 1 , wherein forming the textured region is by a process selected from the group consisting of plasma etching, reactive ion etching, porous silicon etching, lasing, chemical etching, nanoimprinting, material deposition, selective epitaxial growth, lithography, and combinations thereof.

3. The method of claim 1 , wherein forming the textured region further includes:

depositing a mask on the dielectric region;

etching the dielectric region through the mask to form surface features; and

removing the mask from the dielectric region.

4. The method of claim 3 , further comprising etching the surface features to round exposed edges.

5. The method of claim 1 , further comprising coupling a lens to the semiconductor substrate at a surface opposite the at least one junction, wherein the lens is positioned to focus incident electromagnetic radiation into the semiconductor substrate.

6. The method of claim 1 , wherein forming the textured region further includes:

depositing a first semiconductor material on the dielectric region;

texturing the first semiconductor material to form a mask;

depositing a second semiconductor material on the mask; and

etching the second semiconductor material to form the textured region.

7. The method of claim 6 , wherein texturing the second semiconductor material further includes:

etching the second semiconductor material to form a plurality of scallops pointing toward the semiconductor substrate.

8. The method of claim 7 , wherein the first and second semiconductor materials includes a member selected from the group consisting of silicon, polysilicon, amorphous silicon, and combinations thereof.

9. The method of claim 1 , further comprising depositing an anti-reflective layer on the semiconductor substrate at a surface opposite the at least one junction, such that incident light passes through the anti-reflective layer prior to contacting the semiconductor substrate.

10. The method of claim 9 , further comprising forming at least one isolation feature in the semiconductor substrate, the at least one isolation feature being positioned to reflect light impinging thereon back into the semiconductor substrate.

Assignments (3)
CHANGE OF NAME Recorded Apr 21, 2017
From: SIONYX ,INC.
To: SIONYX, LLC
Reel/Frame 042314/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2017
From: HADDAD, HOMAYOON; MCKEE, JEFFREY; JIANG, JUTAO; MILLER, DRAKE; PALSULE, CHINTAMANI; FORBES, LEONARD
To: SIONYX, INC.
Reel/Frame 041865/0216 →
CHANGE OF NAME Recorded Apr 5, 2017
From: SIONYX, INC.
To: SIONYX, LLC
Reel/Frame 042168/0481 →
Continuity (3)
Continuation 13493891 · Jun 11, 2012
Provisional Application 61495243 · Jun 9, 2011
Related Publication 20170025467A1 · Jan 26, 2017