IP Library › Granted Patent US 10,015,418
Granted Patent B2
US 10,015,418 · App. 15/311,384 · Granted Jul 3, 2018

TDI line image sensor including source follower amplifiers

Inventors: Jung Hyun Nam (Gyeonggi-do, KR); Kyoung Ryoul Seo (Gyeonggi-do, KR)
Assignee: VIEWORKS CO., LTD.
H04N5/357H04N5/3692H04N5/3698H04N5/372H04N5/37206
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,015,418
App. No.
15/311,384
Granted
Jul 3, 2018
Kind
B2
Abstract

The present invention provides a TDI line image sensor. The TDI line image sensor according to the present invention is characterized by comprising: a pixel unit, which has N line sensors having M CCDs arranged in a line and being arranged horizontally to a scan direction, horizontally moves charges accumulated in the respective columns of the line sensors, and accumulates same; and an output unit for parallelly receiving as inputs the charges accumulated in the pixel unit from the respective columns, performing analog-to-digital conversion on and storing the charges, and then sequentially outputting same.

Claims (1)

1. A time delay integration (TDI) line image sensor, the sensor comprising: a pixel unit including N line sensors each having M charge-coupled devices (CCDs) arranged in a line, wherein the N line sensors are arranged horizontally in a scan direction, configured to horizontally move charges accumulated in respective columns of the line sensors and accumulate the charges, wherein N and M are integers greater than 1; and an output unit configured to receive the charges accumulated in the pixel unit from the respective columns in parallel as inputs, perform analog-to-digital (AD) conversion on the charges to output a digital signal, store the digital signal, and then sequentially output the digital signal, wherein the output unit comprises: M amplifiers configured to receive the charges accumulated in the pixel unit from the respective columns in parallel as inputs at charge storage nodes and respectively amplify the charges; M AD converters configured to respectively perform AD conversion on signals output from the amplifiers; and a memory buffer configured to store and sequentially output the digital signal of the AD converters; wherein the amplifiers are configured as source follower amplifiers that are turned on according to electric potentials of the charge storage nodes and output voltage values, the electric potentials being based on charges accumulated at the charge storage nodes.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2017
From: NAM, JUNG HYUN; SEO, KYOUNG RYOUL
To: VIEWORKS CO., LTD.
Reel/Frame 043982/0333 →
Priority Claims (1)
KR 10-2014-0058501 · May 15, 2014 · national
Continuity (1)
Related Publication 20170085812A1 · Mar 23, 2017
Cited By (1)
US 12,277,388