IP Library › Granted Patent US 9,869,913
Granted Patent B2
US 9,869,913 · App. 15/312,004 · Granted Jan 16, 2018

Active matrix substrate and display device

Inventors: Masahiro Yoshida (Sakai, JP); Isao Ogasawara (Sakai, JP); Yasuhiro Mimura (Sakai, JP)
Assignee: SHARP KABUSHIKI KAISHA
G02F1/136259G02F1/1368G02F1/13452G02F1/136204G02F1/136286G02F1/136209G02F2001/136254
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,869,913
App. No.
15/312,004
Granted
Jan 16, 2018
Kind
B2
Abstract

Inside of a region for inspection set outside a display region of an active matrix substrate, lead-out lines ( 27 a to 27 f ) connected to data lines pass through in a column direction, and a control line for inspection ( 31 ) and six signal lines for inspection ( 32 a to 32 f ) extend in a row direction. TFTs for inspection ( 51 a to 51 f ) control a conduction state between the lead-out line and the corresponding signal line for inspection in accordance with a signal on the control line for inspection. Inside the region for inspection, three of the six signal lines for inspection are arranged on one side of the control line for inspection, and the remaining three are arranged on other side of the control line for inspection. One of the two adjacent lead-out lines is connected to one of the former signal lines for inspection via the TFT for inspection ( 51 a, 51 c, 51 e ), and the other is connected to one of the latter signal lines for inspection via the TFT for inspection ( 51 b, 51 d, 51 f ). This suppresses a disconnection, a leakage current, and a luminance unevenness of a screen for inspection.

Claims (42)

1. An active matrix substrate comprising:

a plurality of pixel circuits arranged two-dimensionally inside a display region;

a plurality of scanning lines extending in a first direction inside the display region;

a plurality of data lines extending in a second direction inside the display region;

a plurality of lead-out lines that is connected to the data line and that passes in the second direction through an inside of a circuit region set outside the display region;

a control line extending in the first direction inside the circuit region;

a plurality of signal lines extending in the first direction inside the circuit region; and

a plurality of switching elements that is arranged inside the circuit region, and that controls a conduction state between the lead-out line and the signal line corresponding to the lead-out line in accordance with a signal on the control line, wherein

the plurality of signal lines includes a first signal line arranged on one side of the control line inside the circuit region, and a second signal line arranged on other side of the control line inside the circuit region, and

one of the two adjacent lead-out lines is connected to the first signal line via the switching element, and the other is connected to the second signal line via the switching element.

2. The active matrix substrate according to claim 1 , wherein

the control line and the signal lines are formed in same wiring layer as the scanning lines,

the lead-out line connected to the second signal line via the switching element is formed in same wiring layer as the data lines, and

the lead-out line connected to the first signal line via the switching element has a portion formed in the same wiring layer as the scanning lines, and a portion formed in the same wiring layer as the data lines, and is formed in the same wiring layer as the data lines inside the circuit region.

3. The active matrix substrate according to claim 2 , wherein

the lead-out lines are arranged in a fan shape in a fan-out region set on an opposite side of the display region with the circuit region interposed, and

the lead-out line connected to the first signal line via the switching element is formed in the same wiring layer as the scanning lines inside the fan-out region.

4. The active matrix substrate according to claim 2 , wherein

the lead-out lines are arranged in a fan shape in a fan-out region set between the display region and the circuit region, and

the lead-out line connected to the first signal line via the switching element is formed in the same wiring layer as the scanning lines inside the fan-out region.

5. The active matrix substrate according to claim 1 , wherein

the control line and the signal lines are formed in same wiring layer as the scanning lines, and

the lead-out lines are formed in same wiring layer as the data lines.

6. The active matrix substrate according to claim 5 , wherein the lead-out lines are arranged in a fan shape in a fan-out region set between the display region and the circuit region.

7. The active matrix substrate according to claim 1 , wherein a number of the first signal lines and a number of the second signal lines are each equal to a number of basic colors assigned to the pixel circuits.

8. The active matrix substrate according to claim 1 , wherein

the first signal line intersects with one side extending in the second direction of the circuit region, and

the second signal line intersects with another side extending in the second direction of the circuit region.

9. The active matrix substrate according to claim 1 , wherein the switching elements are formed at positions overlapping the control line.

10. The active matrix substrate according to claim 9 , wherein the control line has a linear shape corresponding to a region including the switching elements and gaps between the switching elements inside the circuit region.

11. The active matrix substrate according to claim 9 , wherein the control line has a linear shape with cutouts, the shape corresponding to a region that includes the switching elements and that does not include gaps between the switching elements inside the circuit region.

12. The active matrix substrate according to claim 9 , wherein

the switching elements are classified into a plurality of groups, and are arranged side by side in the first direction on a group basis, and

the control line includes a plurality of partial wirings each having a linear shape corresponding to each of the groups of the switching elements inside the circuit region.

13. The active matrix substrate according to claim 1 , wherein the switching elements are alternately arranged on one side and on other side of the lead-out lines connected to the switching elements.

14. The active matrix substrate according to claim 1 , wherein the circuit region is set inside a counter region.

15. The active matrix substrate according to claim 1 , wherein

the circuit region is set outside a counter region, and

the active matrix substrate further includes a light shielding member that light-shields the circuit region.

16. A display device comprising:

the active matrix substrate according to claim 1 ; and

a counter substrate opposed to the active matrix substrate.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 17, 2016
From: YOSHIDA, MASAHIRO; OGASAWARA, ISAO; MIMURA, YASUHIRO
To: SHARP KABUSHIKI KAISHA
Reel/Frame 040359/0839 →
Priority Claims (1)
JP 2014-105833 · May 22, 2014 · national
Continuity (1)
Related Publication 20170123249A1 · May 4, 2017