IP Library Granted Patent US 10,608,081
Granted Patent B2
US 10,608,081 · App. 15/312,169 · Granted Mar 31, 2020

Method for lateral patterning of a pattern layer with three-dimensional pattern elements, and semiconductor device

Inventors: Martin Mandl (Lappersdorf, DE); Tilman Schimpke (Regensburg, DE)
Assignee: OSRAM OLED GMBH
H01L29/0657H01L21/304H01L21/3083H01L29/20H01L33/0095H01L33/18H01L33/08H01L33/22H01L33/24H01L2933/0016
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,608,081
App. No.
15/312,169
Granted
Mar 31, 2020
Kind
B2
Abstract

The invention relates to a method for laterally structuring a structured layer ( 2 ) with a plurality of three-dimensional structure elements ( 20 ), having the following steps: a) providing the structured layer with the three-dimensional structure elements; b) forming a laterally structured covering layer ( 3 ) on the structured layer in order to define at least one structured layer region ( 4 ) to be removed; and c) removing the structured layer region to be removed by means of a force acting on the structure elements in the region to be removed. The invention further relates to a semiconductor component ( 1 ).

Claims (15)

1. A method for producing a semiconductor device comprising a pattern layer with a plurality of three-dimensional pattern elements, having the steps:

a) provision of the pattern layer with the three-dimensional pattern elements;

b) formation of a laterally patterned covering layer on the pattern layer to determine at least one region to be removed of the pattern layer; and

c) removal of the region to be removed of the pattern layer by means of a force acting on the pattern elements in the region to be removed, so that the pattern elements in the region to be removed break and the pattern layer in a top view is subdivided in a device region and a stripped region,

wherein the pattern layer is provided on a substrate in step a),

wherein in step c), the region to be removed of the pattern layer is removed from the substrate, and

wherein the semiconductor device comprises the device region of the pattern layer on the substrate.

2. The method according to claim 1 , wherein the three-dimensional pattern elements have a maximum extent in at least one lateral direction of at most 5 μm.

3. The method according to claim 2 , wherein the extent of the pattern elements in a direction perpendicular to the lateral direction is at least twice as great as the maximum extent in the lateral direction.

4. The method according to claim 1 , wherein in step b) the region to be removed is free of the covering layer.

5. The method according to claim 4 , wherein the applied force is exerted by a medium introduced with overpressure or by mechanical wiping.

6. The method according to claim 4 , wherein the applied force is exerted by ultrasound or vibration.

7. The method according to claim 1 , wherein in step b) the region to be removed is covered by the covering layer.

8. The method according to claim 7 , wherein the covering layer is peeled off together with the pattern elements in the region to be removed.

9. The method according to claim 7 , wherein the applied force is exerted by a thermally induced change in extent of the covering layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 3, 2020
From: OSRAM OPTO SEMICONDUCTORS GMBH
To: OSRAM OLED GMBH
Reel/Frame 051464/0504 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2017
From: MANDL, MARTIN; SCHIMPKE, TILMAN
To: OSRAM OPTO SEMICONDUCTORS GMBH
Reel/Frame 040951/0115 →