Clock distribution architecture for logic tiles of an integrated circuit and method of operation thereof

1. An integrated circuit comprising:

a plurality of logic tiles, arranged in an array of rows and columns, wherein, during operation, each logic tile is configurable to connect with at least one logic tile that is adjacent thereto, and wherein each logic tile of the plurality of logic tiles includes:

at least one input clock path, wherein the input clock path includes circuitry which is configurable to receive a tile input clock signal;

a plurality of output clock paths, wherein each output clock path includes circuitry which is configurable to transmit a tile output clock signal to one or more logic tiles of the plurality of logic tiles which is/are adjacent thereto;

tile clock generation circuitry, coupled to the input clock path, configurable to generate a tile clock, having a skew, using or based on the tile input clock signal wherein the skew of the tile clock is balanced relative to the tile clocks generated by the tile clock generation circuitry of each logic tile of the plurality of logic tiles; and

logic circuitry, coupled to the tile clock generation circuitry, to perform operations using or based on the tile clock.

2. The integrated circuit of claim 1 wherein each output clock path of the plurality of output clock paths includes at least one u-turn circuit.

3. The integrated circuit of claim 2 wherein the at least one of the u-turn circuit includes one or more buffers.

4. The integrated circuit of claim 1 further including circuitry, coupled to tile clock generation circuitry, to responsively disable circuitry in one or more of the plurality of output clock paths.

5. The integrated circuit of claim 1 wherein the tile clock generation circuitry of each logic tile includes one or more buffers.

6. The integrated circuit of claim 1 wherein the at least one of input clock path includes a buffer.

7. The integrated circuit of claim 1 wherein a shape of at least one logic tile of the plurality of logic tiles is rectangular.

8. The integrated circuit of claim 1 wherein the tile clock generation circuitry of each logic tile includes circuitry to generate a delay of the tile input clock signal of each of the logic tiles to provide zero skew between the tile clock of each of the logic tiles of the plurality of logic tiles.

9. An integrated circuit comprising:

a plurality of logic tiles, arranged in an array of rows and columns, wherein, during operation, each logic tile includes a plurality of edges and is configurable to connect with at least one logic tile that is adjacent to and edge, and wherein each logic tile of the plurality of logic tiles includes:

a plurality of input clock paths, wherein each input clock path is associated with an edge of the logic tile and includes circuitry configurable to receive at least one tile input clock signal from one or more logic tiles of the plurality of logic tiles;

a plurality of output clock paths, wherein each output clock path is associated with an edge of the logic tile and includes circuitry which is configurable to transmit a tile output clock signal to one or more logic tiles of the plurality of logic tiles;

tile clock generation circuitry, coupled to the plurality of input clock paths, which is configurable to generate at least one tile clock, having a skew, using or based on the at least one tile input clock signal wherein the skew of the at least one tile clock is balanced relative to the tile clocks generated by the tile clock generation circuitry of each logic tile of the plurality of logic tiles;

logic circuitry, coupled to the tile clock generation circuitry, to perform operations using or based on at least one tile clock.

10. The integrated circuit of claim 9 wherein the tile clock generation circuitry of includes one or more buffers.

11. The integrated circuit of claim 9 wherein each output clock path of the plurality of output clock paths includes at least one u-turn circuit.

12. The integrated circuit of claim 11 wherein the at least one of the u-turn circuit includes one or more buffers.

13. The integrated circuit of claim 9 further including circuitry, coupled to tile clock generation circuitry, to responsively disable circuitry in one or more of the plurality of output clock paths.

14. The integrated circuit of claim 9 wherein the tile clock generation circuitry of each logic tile includes circuitry to generate a delay of the at least one tile input clock signal of each of the logic tiles to provide zero skew between the at least one tile clock of each of the logic tiles of the plurality of logic tiles.

15. An integrated circuit comprising:

a plurality of logic tiles, arranged in an array of rows and columns, wherein, during operation, each logic tile is configurable to connect with at least one logic tile that is adjacent thereto, and wherein each logic tile of the plurality of logic tiles includes:

clock distribution and transmission circuitry, configurable to (i) receive at least one tile input clock signal from one or more logic tiles of the plurality of logic tiles which is/are adjacent thereto and (ii) to transmit at least one tile output clock signal to one or more logic tiles of the plurality of logic tiles which is/are adjacent thereto;

tile clock generation circuitry, coupled to the clock distribution and transmission circuitry, configurable to generate at least one tile clock, having a skew, using or based on the at least one tile input clock signal wherein the skew of the at least one tile clock is balanced relative to the tile clocks generated by the tile clock generation circuitry of each logic tile of the plurality of logic tiles;

circuitry, coupled to clock distribution and transmission circuitry, to disable circuitry of the clock distribution and transmission circuitry; and

logic circuitry, coupled to the tile clock generation circuitry, to perform operations using or based on at least one tile clock.

16. The integrated circuit of claim 15 wherein the circuitry, coupled to clock distribution and transmission circuitry, to responsively disable circuitry of the clock distribution and transmission circuitry is configurable to disable circuitry which is not incorporated in one or more of the clock distribution, generation and/or transmission path of the clock distribution and transmission circuitry.

17. The integrated circuit of claim 15 wherein the clock distribution and transmission circuitry of each logic tile includes:

a plurality of input clock paths, wherein each input clock path is configurable to receive at least one tile input clock signal from one or more logic tiles of the plurality of logic tiles which is/are adjacent thereto, and

a plurality of output clock paths, wherein each output clock path includes circuitry configurable to transmit a tile output clock signal to one or more logic tiles of the plurality of logic tiles which is/are adjacent thereto.

18. The integrated circuit of claim 17 wherein each output clock path of the plurality of output clock paths includes at least one u-turn circuit.

19. The integrated circuit of claim 18 wherein the at least one of the u-turn circuit includes one or more buffers.

20. The integrated circuit of claim 19 wherein the circuitry to responsively disable circuitry of the clock distribution and transmission circuitry is configurable to disable one or more buffers of an output clock path of the plurality of output clock paths.

21. The integrated circuit of claim 17 wherein the at least one of input clock path includes a buffer.

22. The integrated circuit of claim 15 wherein the tile clock generation circuitry of each logic tile includes one or more buffers.

23. The integrated circuit of claim 15 wherein the tile clock generation circuitry of each logic tile includes circuitry to generate a delay of the at least one tile input clock signal of each of the logic tiles to provide zero skew between the at least one tile clock of each of the logic tiles of the plurality of logic tiles.