IP Library Granted Patent US 9,865,620
Granted Patent B2
US 9,865,620 · App. 15/363,713 · Granted Jan 9, 2018

Semiconductor device having semiconductor layer that includes channel region formed into concave shape, electro-optical device, method of manufacturing semiconductor device, method of manufacturing electro-optical device, and electronic apparatus

Inventor: Masashi Nakagawa (Chitose, JP)
Assignee: Seiko Epson Corporation
H01L27/1222G02F1/1368G02F1/133345G02F1/136227G02F1/136286H01L27/124H01L27/1218H01L27/1262H01L29/42384H01L29/78603H01L29/78621H01L29/78633H01L29/78675H01L29/78696G02F2001/13685
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,865,620
App. No.
15/363,713
Granted
Jan 9, 2018
Kind
B2
Abstract

A first insulation layer includes a concave portion. A semiconductor layer includes a source area and a drain area, and a channel area disposed at the concave portion of the first insulation layer. A gate insulation layer covers the channel area. A gate electrode is disposed to be opposed to the channel area via the gate insulation layer. A first electrode is one of a source electrode and a drain electrode. A second electrode is the other of the source electrode and the drain electrode.

Claims (33)

1. A semiconductor device comprising:

a semiconductor layer which includes a source region, a drain region, and a channel region and is disposed above a first insulation layer;

a gate insulation layer which covers the channel region; and

a gate electrode which is disposed so as to be opposed to the channel region via the gate insulation layer,

wherein the channel region of the semiconductor layer is formed into a concave shape.

2. The semiconductor device according to claim 1 , wherein the source region and the drain region are formed into a flat shape.

3. The semiconductor device according to claim 2 , wherein:

the semiconductor layer includes a first LDD region between the channel region and the source region and a second LDD region between the channel region and the drain region, and

the first LDD region and the second LDD region are formed into a flat shape.

4. An electro-optical device comprising:

a semiconductor device comprising:

a semiconductor layer which includes a source region, a drain region, and a channel region and is disposed above a first insulation layer, the channel region of the semiconductor layer is formed into a concave shape;

a gate insulation layer which covers the channel region of the semiconductor layer;

a gate electrode which is disposed so as to be opposed to the channel region via the gate insulation layer;

a first electrode which is one of a source electrode and a drain electrode; and

a second electrode which is the other of the source electrode and the drain electrode,

a base;

a scan line; and

a data line which is arranged so as to intersect the scan line,

wherein the semiconductor device is electrically connected to the scan line and the data line, and the scan line is arranged between the base and the semiconductor device.

5. The electro-optical device according to claim 4 , wherein the source region and the drain region are formed into a flat shape.

6. The electro-optical device according to claim 5 , wherein the semiconductor layer includes a first LDD region between the channel region and the source region and a second LDD region between the channel region and the drain region, and the first LDD region and the second LDD region are formed into a flat shape.

7. An electronic apparatus comprising the electro-optical device according to claim 4 .

8. An electro-optical device comprising:

an element substrate which includes a semiconductor device and a pixel electrode electrically connected to the semiconductor device, the semiconductor device comprising:

a semiconductor layer which includes a source region, a drain region, and a channel region and is disposed above a first insulation layer, the channel region of the semiconductor layer is formed into a concave shape;

a gate insulation layer which covers the channel region of the semiconductor layer; and

a gate electrode which is disposed so as to be opposed to the channel region via the gate insulation layer;

an opposing substrate which is opposed to the element substrate; and

an electro-optical layer which is interposed between the element substrate and the opposing substrate.

9. The electro-optical device according to claim 8 , wherein the source region and the drain region are formed into a flat shape.

10. The electro-optical device according to claim 9 , wherein the semiconductor layer includes a first LDD region between the channel region and the source region and a second LDD region between the channel region and the drain region, and the first LDD region and the second LDD region are formed into a flat shape.

11. An electronic apparatus comprising the electro-optical device according to claim 8 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 28, 2019
From: SEIKO EPSON CORPORATION
To: 138 EAST LCD ADVANCEMENTS LIMITED
Reel/Frame 050197/0212 →
Priority Claims (1)
JP 2013-087211 · Apr 18, 2013 · national
Continuity (3)
Continuation 15046156 · Feb 17, 2016
Continuation 14254427 · Apr 16, 2014
Related Publication 20170077148A1 · Mar 16, 2017