IP Library Granted Patent US 10,263,139
Granted Patent B2
US 10,263,139 · App. 15/401,091 · Granted Apr 16, 2019

Fabrication method of nitride light emitting diodes

Inventors: Hsiang-lin Hsieh (Xiamen, CN); Zhibo Xu (Xiamen, CN); Cheng-hung Lee (Xiamen, CN); Chan-chan Ling (Xiamen, CN); Chang-cheng Chuo (Xiamen, CN); Chia-hung Chang (Xiamen, CN)
Assignee: XIAMEN SANAN OPTOELECTRONICS TECHNOLOGY CO., LTD.
H01L33/007H01L33/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,263,139
App. No.
15/401,091
Granted
Apr 16, 2019
Kind
B2
Abstract

A fabrication method of a nitride semiconductor LED includes, an Al x In y Ga 1-x-y N material layer is deposited by CVD between an AlN thin film layer by PVD and a gallium nitride series layer by CVD, to reduce the stress effect between the AlN thin film layer and the nitride layer, improve the overall quality of the LED and efficiency. An AlN thin film layer is deposited on a patterned substrate having a larger depth by PVD, and a thin nitrogen epitaxial layer is deposited on the AIN thin film layer by CVD, which reduces the stress by reducing the thickness of the epitaxial layer and improves warpage of the wafer and electric uniformity of the single wafer; the light extraction efficiency is improved by using the large depth patterned substrate; further, the doping of high-concentration impurity in the active layer effectively reduces voltage characteristics without affecting leakage, thereby improving the overall yield.

Claims (19)

1. A fabrication method of a nitride light emitting diode, the method comprising:

step 1: providing and placing a substrate in a physical vapor deposition (PVD) chamber;

step 2: depositing an AlN material layer over the substrate by PVD;

step 3: moving the substrate, over which the AlN material layer is deposited, to a chemical vapor deposition (CVD) chamber;

step 4: depositing a nitride material layer over a surface of the AlN material layer by CVD;

step 5: depositing over a surface of the nitride material layer a highly-doped active layer with sufficient impurity to improve a voltage characteristics of the light emitting diode; and

step 6: depositing a p-type layer over a surface of the highly-doped active layer.

2. The method of claim 1 , wherein: said depositing in step 4 through step 6 is a metal-organic chemical vapor deposition (MOCVD).

3. The method of claim 1 , wherein: the substrate is a patterned substrate with a height of pattern of 2-20 μm.

4. The method of claim 1 , wherein: the highly-doped active layer deposited in step 5 is doped with n-type impurity, with a doping concentration higher than 6×10 18 /cm 3 .

5. The method of claim 1 , wherein: the nitride material layer in step 4 is a combined layer of a high-temperature undoped gallium nitride layer and an n-type gallium nitride material layer.

6. The method of claim 1 , wherein: the nitride material layer in step 4 is a combined layer of a low-temperature gallium nitride layer, a high-temperature undoped gallium nitride layer and an n-type gallium nitride material layer.

7. The method of claim 6 , wherein: a growth temperature of the low-temperature gallium nitride layer ranges from 200° C. to 900° C.

8. The method of claim 6 , wherein: a thickness of said low-temperature gallium nitride layer is 5 Å-1500 Å.

9. The method of claim 6 , wherein: a thickness of the nitride material layer ranges from 1.0 μm to 3.5 μm.

10. The method of claim 1 , wherein: a thickness of a complete epitaxial layer of the nitride light emitting diode is less than or equal to 4 μm.

11. The method of claim 1 , wherein: a temperature of the chamber in step 2 is 350-550° C.

12. The method of claim 1 , wherein: a pressure of the chamber in step 2 is 2-10 mtorr.

13. The method of claim 1 , wherein: a thickness of the A1N material layer deposited in step 2 is 5-350 Å.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2023
From: XIAMEN SANAN OPTOELECTRONICS TECHNOLOGY CO., LTD.
To: QUANZHOU SANAN SEMICONDUCTOR TECHNOLOGY CO., LTD.
Reel/Frame 065302/0223 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2017
From: HSIEH, HSIANG-LIN; XU, ZHIBO; LEE, CHENG-HUNG; LIN, CHAN-CHAN; CHUO, CHANG-CHENG; CHANG, CHIA-HUNG
To: XIAMEN SANAN OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 040886/0422 →
Priority Claims (2)
CN 2014 1 0354965 · Jul 24, 2014 · national
CN 2014 1 0549383 · Oct 17, 2014 · national
Continuity (3)
Continuation PCTCN2015073465 · Mar 2, 2015
Continuation PCTCN2015078638 · May 11, 2015
Related Publication 20170117436A1 · Apr 27, 2017