IP Library Granted Patent US 10,014,363
Granted Patent B2
US 10,014,363 · App. 15/402,367 · Granted Jul 3, 2018

Semiconductor device having resistance elements and fabrication method thereof

Inventors: Taiji Ema (Inabe, JP); Nobuhiro Misawa (Kuwana, JP); Kazuyuki Kumeno (Kuwana, JP); Makoto Yasuda (Kuwana, JP)
Assignee: MIE FUJITSU SEMICONDUCTOR LIMITED
H01L28/20H01L27/0802H01L27/0629
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,014,363
App. No.
15/402,367
Granted
Jul 3, 2018
Kind
B2
Abstract

A semiconductor device includes as a resistance element a first polycrystalline silicon and a second polycrystalline silicon containing impurities, such as boron, of the same kind and having different widths. The first polycrystalline silicon contains the impurities at a concentration C X . The second polycrystalline silicon has a width larger than a width of the first polycrystalline silicon and contains the impurities of the same kind at a concentration C Y lower than the concentration C X . A sign of a temperature coefficient of resistance (TCR) of the first polycrystalline silicon changes at the concentration C X . A sign of a TCR of the second polycrystalline silicon changes at the concentration C Y .

Claims (21)

1. A semiconductor device comprising:

a first polycrystalline silicon containing first impurities at a first concentration and having a first width; and

a second polycrystalline silicon containing the first impurities at a second concentration lower than the first concentration and having a second width larger than the first width,

wherein:

a sign of a temperature coefficient of the first polycrystalline silicon changes at the first concentration;

a sign of a temperature coefficient of the second polycrystalline silicon changes at the second concentration; and

the first polycrystalline silicon and the second polycrystalline silicon are formed as continuous one body and electrically connected.

2. The semiconductor device according to claim 1 , wherein the first concentration and the second concentration are higher than or equal to 1×10 20 cm −3 and lower than or equal to 1×10 21 cm −3 .

3. The semiconductor device according to claim 1 , wherein the first impurities are p-type impurities.

4. The semiconductor device according to claim 1 , wherein the first polycrystalline silicon and the second polycrystalline silicon are electrically connected in series.

5. A semiconductor device comprising:

a first polycrystalline silicon containing first impurities at a first concentration and having a first width; and

a second polycrystalline silicon containing the first impurities at a second concentration lower than the first concentration and having a second width larger than the first width,

wherein:

a sign of a temperature coefficient of the first polycrystalline silicon changes at the first concentration;

a sign of a temperature coefficient of the second polycrystalline silicon changes at the second concentration; and

a first sheet resistance of the first polycrystalline silicon and a second sheet resistance of the second polycrystalline silicon are equal or almost equal.

6. The semiconductor device according to claim 5 , wherein the first concentration and the second concentration are higher than or equal to 1×10 20 cm −3 and lower than or equal to 1×10 21 cm −3 .

7. The semiconductor device according to claim 5 , wherein the first polycrystalline silicon and the second polycrystalline silicon are formed as continuous one body and electrically connected.

8. The semiconductor device according to claim 5 , wherein the first impurities are p-type impurities.

9. The semiconductor device according to claim 7 , wherein the first polycrystalline silicon and the second polycrystalline silicon are electrically connected in series.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2017
From: EMA, TAIJI; MISAWA, NOBUHIRO; KUMENO, KAZUYUKI; YASUDA, MAKOTO
To: MIE FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 040932/0807 →
Priority Claims (1)
JP 2016-029457 · Feb 19, 2016 · national
Continuity (1)
Related Publication 20170243934A1 · Aug 24, 2017
Cited By (1)
US 12,532,735