IP Library Granted Patent US 10,177,166
Granted Patent B2
US 10,177,166 · App. 15/409,674 · Granted Jan 8, 2019

Integrated circuit including complex logic cell

Inventors: Ju-Hyun Kang (Hwaseong-si, KR); Hyun Lee (Incheon, KR); Min-Su Kim (Hwaseong-si, KR); Ji-Kyum Kim (Seongnam-si, KR); Jong-Woo Kim (Osan-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H01L27/11807G06F17/505H01L2027/11875H01L2027/11881
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,177,166
App. No.
15/409,674
Granted
Jan 8, 2019
Kind
B2
Abstract

An integrated circuit includes a complex logic cell. The complex logic cell includes a first logic circuit providing a first output signal from a first input signal group and a common input signal group, and a second logic circuit providing a second output signal from a second input signal group and the common input signal group. The first and second logic circuits respectively include first and second transistors formed from a gate electrode, the gate electrode extending in a first direction and receiving a first common input signal of the common input signal group.

Claims (12)

1. An integrated circuit comprising:

a complex logic cell having a length in a first direction consistent with a multi-height standard cell for the integrated circuit, wherein the complex logic cell comprises a first logic circuit that provides a first output signal from a first input signal group and a common input signal group, and a second logic circuit that provides a second output signal from a second input signal group and the common input signal group,

wherein the first and second logic circuits respectively comprise first and second transistors formed from first and second gate electrodes, the first and second gate electrodes extending in the first direction and receiving a common input signal of the common input signal group, and the first and second transistors share a source region, and

wherein the first and second logic circuits share a power node and the common input signal group, and remaining portions of the first logic circuit are electrically insulated from remaining portions of the second logic circuit.

2. The integrated circuit of claim 1 , wherein each of the first and second logic circuits is a NAND gate circuit or a NOR gate circuit.

3. The integrated circuit of claim 1 , wherein the source region of the first and second transistors are electrically connected to a voltage supply line extending in a second direction perpendicular to the first direction.

4. The integrated circuit of claim 1 , wherein the complex logic cell further comprises additional gate electrodes extending in the first direction and arranged at a constant interval, and first and second gate electrodes among the additional gate electrodes are neighboring electrodes and are electrically connected by patterns of a first metal wiring layer.

5. The integrated circuit of claim 1 , wherein the first and second logic circuits are symmetrically arranged with respect to a line extending in the first direction between the first and second gate electrodes.

6. The integrated circuit of claim 1 , wherein

the first logic circuit further comprises a third transistor formed from the first gate electrode,

the second logic circuit further comprises a fourth transistor formed from the second gate electrode, and

the third and fourth transistors share the source region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 24, 2017
From: KANG, JU-HYUN; LEE, HYUN; KIM, MIN-SU; KIM, JI-KYUM; KIM, JONG-WOO
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 041060/0433 →
Priority Claims (1)
KR 10-2016-0053547 · Apr 29, 2016 · national
Continuity (1)
Related Publication 20170317100A1 · Nov 2, 2017
Cited By (1)
US 12,554,912