IP Library › Granted Patent US 10,020,277
Granted Patent B2
US 10,020,277 · App. 15/421,018 · Granted Jul 10, 2018

Circuit substrate and method for manufacturing circuit substrate

Inventors: Daisuke Iguchi (Ebina, JP); Atsunori Hattori (Komaki, JP)
Assignees: FUJI XEROX CO., LTD.; NODA SCREEN CO., LTD.
H01L24/17H01L21/4875H01L23/492H01L23/528H01L23/5223H01L23/53214H01L24/13H01L24/16H01L24/81H01L2224/13144H01L2224/16225H01L2924/15174H01L2924/15311H01L2924/19041H01L2924/19105
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,020,277
App. No.
15/421,018
Granted
Jul 10, 2018
Kind
B2
Abstract

A circuit substrate includes: a base material; and a capacitor layer. The capacitor layer includes a first metal layer that is provided on the base material, a dielectric layer that is provided on the first metal layer, and a second metal layer that is provided on the dielectric layer. The first metal layer includes a first electrode region which is provided on the base material and is exposed from the dielectric layer and to which a first terminal of a capacitor element for supplying current to a circuit part through the capacitor layer is connected. The second metal layer includes a second electrode region in which the second metal layer is exposed and to which a second terminal of the capacitor element is connected.

Claims (55)

1. A method for manufacturing a circuit substrate including a capacitor layer which includes a first metal layer, a dielectric layer which is provided on the first metal layer, and a second metal layer that is provided on the dielectric layer, in which the first metal layer includes a first electrode region which is provided on a base material and is exposed from the dielectric layer and to which a first terminal of a capacitor element for supplying current to a circuit part through the capacitor layer is connected, and the second metal layer includes a second electrode region in which the second metal layer is exposed and to which a second terminal of the capacitor element is connected, the method comprising:

forming the dielectric layer on a first base material;

forming the first metal layer on the dielectric layer;

placing the first base material, the formed dielectric layer, and the formed first metal layer on a second base material such that the first metal layer is positioned closer than the dielectric layer to the second base material;

removing all the first base material from the dielectric layer; and

forming the second metal layer on the dielectric layer after removing all the first base material from the dielectric layer.

2. The method for manufacturing a circuit substrate according to claim 1 ,

wherein the first base material is a metal.

3. The method for manufacturing a circuit substrate according to claim 1 ,

wherein a heat resistance temperature of the first base material is higher than a heat resistance temperature of the second base material.

4. The method for manufacturing a circuit substrate according to claim 1 ,

wherein removing the first base material includes removing the first base material with a solution.

5. The method for manufacturing a circuit substrate according to claim 1 ,

wherein the front surface of the second base material has flexibility at a time point when the dielectric layer which is formed on the first base material and the first metal layer are displaced on the second base material,

forming the first metal layer includes a step for patterning the first metal layer, and

moving the dielectric layer which is formed on the first base material and the first metal layer on the second base material, at least one portion of the patterned first metal layer is embedded on a front surface of the second base material.

6. The method for manufacturing a circuit substrate according to claim 1 ,

wherein forming the dielectric layer includes patterning the dielectric layer, and

forming the first metal layer includes forming the first metal layer on the dielectric layer and on the first base material on which the dielectric layer is not present.

7. The method for manufacturing a circuit substrate according to claim 6 ,

wherein forming the second metal layer includes

connecting the second metal layer and the first metal layer by forming the second metal layer so as to cover the dielectric layer and the first metal layer, and

separating the second metal layer into a metal layer which serves as the first electrode region, and a metal layer which serves as the second electrode region.

8. The method for manufacturing a circuit substrate according to claim 1 ,

wherein the first metal layer and the dielectric layer are formed on the second base material such that at least a part of the region of the first metal layer is exposed from the dielectric layer in a state where the dielectric layer and the first metal layer are displaced on the second base material, and

the second metal layer is formed on the dielectric layer such that the part of the region of the first metal layer is exposed from the dielectric layer.

9. The method for manufacturing a circuit substrate according to claim 1 ,

wherein the first base material is aluminum.

10. The method for manufacturing a circuit substrate according to claim 9 , wherein the first metal layer and the second metal layer are copper.

11. A method for manufacturing a circuit substrate including a capacitor layer which includes a first metal layer, a dielectric layer which is provided on the first metal layer, and a second metal layer that is provided on the dielectric layer, in which the first metal layer includes a first electrode region which is provided on a base material and is exposed from the dielectric layer and to which a first terminal of a capacitor element for supplying current to a circuit part through the capacitor layer is connected, and the second metal layer includes a second electrode region in which the second metal layer is exposed and to which a second terminal of the capacitor element is connected, the method comprising:

forming the dielectric layer on a first base material;

forming the first metal layer on the dielectric layer;

placing the first base material, the formed dielectric layer and the formed first metal layer on a second base material such that the first metal layer is positioned closer than the dielectric layer to the second base material;

removing the first base material from the dielectric layer; and

forming the second metal layer on the dielectric layer after removing the first base material from the dielectric layer,

wherein the first base material is aluminum, and the first metal layer and the second metal layer are copper.

12. A method for manufacturing a circuit substrate including a capacitor layer which includes a first metal layer, a dielectric layer which is provided on the first metal layer, and a second metal layer that is provided on the dielectric layer, in which the first metal layer includes a first electrode region which is provided on a base material and is exposed from the dielectric layer and to which a first terminal of a capacitor element for supplying current to a circuit part through the capacitor layer is connected, and the second metal layer includes a second electrode region in which the second metal layer is exposed and to which a second terminal of the capacitor element is connected, the method comprising:

forming the dielectric layer on a first base material;

forming the first metal layer on the dielectric layer;

placing the formed dielectric layer and the formed first metal layer on a second base material such that the first metal layer is positioned closer than the dielectric layer to the second base material; and

forming the second metal layer on the dielectric layer which is placed on the second base material,

wherein the front surface of the second base material has flexibility at a time point when the dielectric layer which is formed on the first base material and the first metal layer are placed on the second base material, and

wherein the forming the first metal layer includes:

patterning the first metal layer, and

moving the formed dielectric layer and the first metal layer on the second base material, at least one portion of the patterned first metal layer is embedded on a front surface of the second base material.

13. A method for manufacturing a circuit substrate including a capacitor layer which includes a first metal layer, a dielectric layer which is provided on the first metal layer, and a second metal layer that is provided on the dielectric layer, in which the first metal layer includes a first electrode region which is provided on a base material and is exposed from the dielectric layer and to which a first terminal of a capacitor element for supplying current to a circuit part through the capacitor layer is connected, and the second metal layer includes a second electrode region in which the second metal layer is exposed and to which a second terminal of the capacitor element is connected, the method comprising:

forming the dielectric layer on a first base material;

forming the first metal layer on the dielectric layer;

placing the formed dielectric layer and the formed first metal layer on a second base material such that the first metal layer is positioned closer than the dielectric layer to the second base material; and

forming the second metal layer on the dielectric layer which is placed on the second base material,

wherein the forming the dielectric layer includes patterning the dielectric layer,

wherein the forming the first metal layer includes forming the first metal layer on the dielectric layer and on the first base material on which the dielectric layer is not present, and

wherein the forming the second metal layer includes:

connecting the second metal layer and the first metal layer by forming the second metal layer so as to cover the dielectric layer and the first metal layer, and

separating the second metal layer into a metal layer which serves as the first electrode region, and a metal layer which serves as the second electrode region.

Assignments (3)
NUNC PRO TUNC ASSIGNMENT Recorded Dec 14, 2021
From: NODA SCREEN CO., LTD.
To: FUJIFILM BUSINESS INNOVATION CORP.
Reel/Frame 058384/0376 →
CHANGE OF NAME Recorded Aug 12, 2021
From: FUJI XEROX CO., LTD.
To: FUJIFILM BUSINESS INNOVATION CORP.
Reel/Frame 058287/0056 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2017
From: IGUCHI, DAISUKE; HATTORI, ATSUNORI
To: FUJI XEROX CO., LTD.; NODA SCREEN CO., LTD.
Reel/Frame 041137/0500 →
Priority Claims (1)
JP 2016-019170 · Feb 3, 2016 · national
Continuity (1)
Related Publication 20170221848A1 · Aug 3, 2017