IP Library › Granted Patent US 10,224,371
Granted Patent B2
US 10,224,371 · App. 15/421,498 · Granted Mar 5, 2019

Memory device

Inventors: Zhe Wu (Suwon-si, KR); Dong-ho Ahn (Hwaseong-si, KR); Hideki Horii (Seoul, KR); Soon-oh Park (Suwon-si, KR); Jeong-hee Park (Hwaseong-si, KR); Jin-woo Lee (Seoul, KR); Dong-jun Seong (Seongnam-si, KR); Seol Choi (Seoul, KR)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
H01L27/2481H01L45/06H01L45/126H01L45/1233H01L45/143H01L45/144H01L45/1675
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,224,371
App. No.
15/421,498
Granted
Mar 5, 2019
Kind
B2
Abstract

A memory device includes a variable resistance layer and a selection device layer electrically connected to the variable resistance layer. The memory device further included a chalcogenide switching material that reduces leakage current and has, for example, a composition according to chemical formula 1 below, [Ge X Si Y (As a Te 1-a ) Z ] (1-U) [N] U   (1) (where 0.05≤X≤0.1, 0.15≤Y≤0.25, 0.7≤Z≤0.8, X+Y+Z=1, 0.45≤a≤0.6, and 0.08≤U≤0.2).

Claims (42)

1. A memory device comprising:

a variable resistance layer; and

a selection device layer electrically connected to the variable resistance layer and comprising a chalcogenide switching material having a composition according to chemical formula 1 below,

[Ge X Si Y (As a Te 1-a ) Z ] (1-U) [N] U   (1)

(where 0.05≤X≤0.1, 0.15≤Y≤0.25, 0.7≤Z≤0.8, X+Y+Z=1, 0.45≤a≤0.6, and 0.08≤U≤0.2).

2. The memory device of claim 1 , wherein in the chemical formula 1, X ranges from about 0.06 to about 0.08 and Y ranges from about 0.17 to about 0.22.

3. The memory device of claim 1 , wherein in the chemical formula 1, Z ranges from about 0.5 to about 0.6.

4. The memory device of claim 1 , wherein in the chemical formula 1, U ranges from about 0.15 to about 0.2.

5. The memory device of claim 1 , wherein the chalcogenide switching material has a composition according to chemical formula 2 below, in which carbon (C) is further added to the chemical formula 1,

[Ge X Si Y (As a Te 1-a ) Z ] (1-U-V) [N] U [C] V   (2)

(where 0.05≤X≤0.1, 0.15≤Y≤0.25, 0.7≤Z≤0.8, X+Y+Z=1, 0.45≤a≤0.6, 0.08≤U≤0.2, and 0.01≤V≤0.15).

6. The memory device of claim 5 , wherein in the chemical formula 2, U ranges from about 0.1 to about 0.15 and V ranges from about 0.04 to about 0.1.

7. The memory device of claim 1 , wherein the chalcogenide switching material is configured to have ovonic threshold switching characteristics.

8. The memory device of claim 1 , wherein the variable resistance layer comprises a chalcogenide material having a different composition from that of the chalcogenide switching material.

9. The memory device of claim 1 , wherein the variable resistance layer comprises a super lattice structure including at least one of GeSbTe, InSbTe, and BiSbTe, or including GeTe and SbTe that are repeatedly stacked.

10. A memory device comprising:

a variable resistance layer; and

a selection device layer electrically connected to the variable resistance layer and comprising a chalcogenide switching material having a composition according to chemical formula 3 below,

Ge X Si Y As Z (Te b Se 1-b ) W   (3)

(where 0.05≤X≤0.1, 0.15≤Y≤0.25, 0.35≤Z≤0.45, 0.7≤b<1.0, 0.3≤W≤0.4, and X+Y+Z+W=1).

11. The memory device of claim 10 , wherein the chalcogenide switching material comprises selenium (Se) in an amount of about 3.5% to about 8% and tellurium (Te) in an amount of about 24% to about 28%.

12. The memory device of claim 10 , wherein the chalcogenide switching material comprises germanium (Ge) in an amount of about 6% to about 8% and silicon (Si) in an amount of about 17% to about 22%.

13. The memory device of claim 10 , wherein the chalcogenide switching material has a composition according to chemical formula 4 below, which further contains nitrogen (N) in addition to the chemical formula 3,

[Ge X Si Y As Z (Te b Se 1-b )W] (1-U) [N] U   (4)

(where 0.05≤X≤0.1, 0.15≤Y≤0.25, 0.35≤Z≤0.45, 0.7≤b<1.0, 0.3≤W≤0.4, X+Y+Z+W=1, and 0.08≤U≤0.2).

14. The memory device of claim 13 , wherein the chalcogenide switching material comprises nitrogen (N) in an amount of about 15% to about 20%.

15. The memory device of claim 10 , wherein the chalcogenide switching material has a composition according to chemical formula 5 below, which further contains nitrogen (N) and carbon (C) in addition to the chemical formula 3,

[Ge X Si Y As Z (Te b Se 1-b )W] (1-U-V) [N] U [C] V   (5)

(where 0.05≤X≤0.1, 0.15≤Y≤0.25, 0.35≤Z≤0.45, 0.7≤b<1.0, 0.3≤W≤0.4, X+Y+Z+W=1, 0.08≤U≤0.2, and 0.01≤V≤0.15).

16. The memory device of claim 15 , wherein the chalcogenide switching material comprises nitrogen (N) in an amount of about 10% to about 15% and carbon (C) in an amount of about 4% to about 10%.

17. A memory device comprising:

a plurality of word lines extending along a first direction and spaced apart from each other along a second direction that is perpendicular to the first direction;

a plurality of bit lines extending along the second direction and spaced apart from each other in the first direction, the plurality of bit lines being spaced apart from the plurality of word lines in a third direction that is perpendicular to both the first and second directions;

a plurality of memory cells each one of which being arranged between corresponding cross points of the word and bit lines, each of said memory cells comprising;

a lower electrode layer;

a selection device layer;

an intermediate electrode layer;

a variable resistance layer; and

an upper electrode,

wherein the variable resistance layer includes a chalcogenide switching material having a composition that reduces leakage current,

wherein the chalcogenide switching material includes Ge, Si, As, Te and N, and

wherein Ge comprises 5 to 10% of the chalcogenide switching material having a formula of [Ge X Si Y (As a Te 1-a ) Z ] (1-U) [N] U , where 0.05≤X≤0.1, 0.15≤Y≤0.25, 0.7≤Z≤0.8, X+Y+Z=1, 0.45≤a≤0.6, and 0.08≤U≤0.2.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2017
From: WU, ZHE; AHN, DONG-HO; HORII, HIDEKI; PARK, SOON-OH; PARK, JEONG-HEE; LEE, JIN-WOO; SEONG, DONG-JUN; CHOI, SEOL
To: SAMSUNG ELECTRONICS CO., LTD
Reel/Frame 041203/0380 →
Priority Claims (1)
KR 10-2016-0093462 · Jul 22, 2016 · national
Continuity (1)
Related Publication 20180026077A1 · Jan 25, 2018
Cited By (1)
US 12,310,031