IP Library › Granted Patent US 10,256,107
Granted Patent B2
US 10,256,107 · App. 15/441,054 · Granted Apr 9, 2019

Substrate processing method

Inventors: Muneyuki Imai (Yamanashi, JP); Satoshi Toda (Yamanashi, JP)
Assignee: Tokyo Electron Limited
H01L21/31056H01J37/321H01J37/32422H01L21/31116H01L21/6719H01L21/67742H01L21/68742H01L21/76205H01L21/76224H01J2237/334
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,256,107
App. No.
15/441,054
Granted
Apr 9, 2019
Kind
B2
Abstract

There is disclosed a substrate processing method for etching a substrate on which a first and a second silicon oxide layer having different film qualities are formed side by side. The substrate processing method includes: a first etching step of supplying a halogen-containing gas that is not activated to the substrate and sublimating reaction by-products generated by reaction between the halogen-containing gas and the first and the second silicon oxide layer; and a second etching step of etching the substrate by radicals generated by activating the halogen-containing gas.

Claims (14)

1. A substrate processing method for etching a substrate on which a first and a second silicon oxide layer having different film qualities are formed side by side, the method comprising:

a first etching step of supplying a halogen-containing gas that is not activated to the substrate and sublimating reaction by-products generated by reaction between the halogen-containing gas and the first and the second silicon oxide layer; and

a second etching step of etching the substrate by radicals generated by activating the halogen-containing gas,

wherein processing time of the first etching step and processing time of the second etching step are set such that a surface height of the first silicon oxide layer becomes equal to a surface height of the second silicon oxide layer when the first etching step and the second etching step are completed.

2. The substrate processing method of claim 1 , wherein a plasma containing the radicals passes through an ion trap member having a plurality of gas through holes and then is supplied to the substrate.

3. The substrate processing method of claim 1 , wherein the first silicon oxide layer is a thermal oxide layer obtained by heating a silicon layer under an oxidizing atmosphere.

4. The substrate processing method of claim 1 , wherein the second silicon oxide layer is a silicon oxide layer formed by reaction between a raw material gas and an oxidizing gas.

5. The substrate processing method of claim 1 , wherein a plurality of projecting walls spaced apart from each other is arranged in parallel on a surface of the substrate,

wherein the first silicon oxide layer is a thermal oxide layer obtained by heating a silicon layer under an oxidizing atmosphere and is a coating layer coated on surfaces of the projecting walls, and

wherein the second silicon layer is a silicon oxide layer formed by reaction between a raw material gas and an oxidizing gas and fills spaces between the adjacent projecting walls.

6. The substrate processing method of claim 1 , wherein the first etching step and the second etching step are performed as a separate step.

7. The substrate processing method of claim 1 , wherein the second etching step are performed after the first etching step has been completed.

8. The substrate processing method of claim 1 , wherein the first and the second silicon oxide layer are at least partially removed by the second etching step.

9. The substrate processing method of claim 1 , wherein the first etching step is performed under a condition that an etching rate of the first silicon oxide layer is lower than an etching rate of the second silicon oxide layer, and the second etching step is performed under a condition that the etching rate of the second silicon oxide layer is lower than the etching rate of the first silicon oxide layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 23, 2017
From: IMAI, MUNEYUKI; TODA, SATOSHI
To: TOKYO ELECTRON LIMITED
Reel/Frame 041362/0803 →
Priority Claims (1)
JP 2016-033294 · Feb 24, 2016 · national
Continuity (1)
Related Publication 20170243753A1 · Aug 24, 2017
Cited By (1)
US 12,237,229