IP Library › Granted Patent US 10,217,734
Granted Patent B2
US 10,217,734 · App. 15/442,884 · Granted Feb 26, 2019

Semiconductor device

Inventor: Jun Fukuhara (Kariya, JP)
Assignee: DENSO CORPORATION
H01L27/0285H02H9/005H02H9/04H02H9/041H03K17/0822
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,217,734
App. No.
15/442,884
Granted
Feb 26, 2019
Kind
B2
Abstract

In a semiconductor device, a control circuit controls a potential difference of a switching element between a first terminal connected to a power source node and a second terminal connected to a first reference node. A first clamping circuit is connected between the first terminal and a control terminal of the switching element and is energized by a voltage equal to or higher than a first clamp voltage. A second clamping circuit is connected between the control terminal and the first reference node and clamps the potential difference to a second clamp voltage lower than the first clamp voltage. A third clamping circuit is connected between the control terminal and the second terminal. The control unit activates the second clamping circuit when a load current is equal to or greater than a predetermined threshold voltage, and activates the third clamping circuit after a predetermined time period elapses.

Claims (15)

1. A semiconductor device comprising:

a control unit that controls a potential difference between a first terminal and a second terminal of a switching element to a predetermined clamp voltage, the switching element being connected in series to a load between a power source node having a power source potential and a first reference node having a predetermined reference potential, the first terminal of the switching element being adjacent to the power source node and the second terminal of the switching element being adjacent to the first reference node, the switching element including a control terminal for controlling a current flowing between the first terminal and the second terminal;

a first clamping circuit that is connected between the first terminal and the control terminal, and is energized at a voltage equal to or higher than a first clamp voltage;

a second clamping circuit that is connected between the control terminal and a second reference node having a reference potential of the control unit, and clamps the potential difference to a second clamp voltage lower than the first clamp voltage by charging or discharging charges of the control terminal; and

a third clamping circuit that is connected between the control terminal and the second terminal, and discharges the charges of the control terminal, wherein

the control unit includes a current detector that detects a load current flowing in the load, and

the control unit activates the second clamping circuit when the load current is equal to or greater than a predetermined threshold, and activates the third clamping circuit when a predetermined time period elapses after the second clamping circuit is activated.

2. The semiconductor device according to claim 1 , further comprising:

a boosting part that is disposed between the second clamping circuit and the second reference node, and increases a potential of the second clamping circuit relative to the reference potential of the control unit.

3. The semiconductor device according to claim 2 , wherein

the predetermined time period is referred to as τ, and

the predetermined time period τ satisfies a relation of τ≥IL/(V 2 −VCC), in which L represents inductance inclusive of the load, I represents a current value flowing in the load, V 2 represents the second clamp voltage, and VCC represents the power supply potential.

4. The semiconductor device according to claim 1 , wherein

the predetermined time period is referred to as τ, and

the predetermined time period τ satisfies a relation of τ≥IL/(V 2 −VCC), in which L represents inductance inclusive of the load, I represents a current value flowing in the load, V 2 represents the second clamp voltage, and VCC represents the power supply potential.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2017
From: FUKUHARA, JUN
To: DENSO CORPORATION
Reel/Frame 041380/0772 →
Priority Claims (1)
JP 2016-041374 · Mar 3, 2016 · national
Continuity (1)
Related Publication 20170256938A1 · Sep 7, 2017
Cited By (2)
US 12,218,655 US 12,431,886