IP Library › Granted Patent US 10,110,173
Granted Patent B2
US 10,110,173 · App. 15/479,323 · Granted Oct 23, 2018

Envelope tracking current bias circuit and power amplifier apparatus

Inventors: Byeong Hak Jo (Suwon-si, KR); Jong Ok Ha (Suwon-si, KR); Jeong Hoon Kim (Suwon-si, KR); Youn Suk Kim (Suwon-si, KR)
Assignee: Samsung Electro-Mechanics Co., Ltd.
H03F1/32H03F1/0216H03F1/302H03F3/19H03F3/21H03F2200/102H03F2200/18H03F2200/451
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,110,173
App. No.
15/479,323
Granted
Oct 23, 2018
Kind
B2
Abstract

An envelope tracking current bias circuit of a power amplifier circuit including a power amplifier includes a first current source circuit configured to generate a first bias current based on a reference voltage, a second current source circuit configured to generate a second bias current based on an envelope voltage of an input signal, and a bias current generator configured to generate a first envelope tracking bias current based on the first bias current and the second bias current, and supply the first envelope tracking bias current to the power amplifier circuit to reduce amplitude modulation-phase modulation (AM-PM) distortion of the power amplifier circuit.

Claims (83)

1. An envelope tracking current bias circuit of a power amplifier circuit, the power amplifier circuit comprising a power amplifier, the envelope tracking current bias circuit comprising:

a first current source circuit configured to generate a first bias current based on a fixed reference voltage;

a second current source circuit configured to receive an envelope voltage of an input signal, and generate a second bias current proportional to the envelope voltage; and

a bias current generator configured to generate a first envelope tracking bias current based on the first bias current and the second bias current, and supply the first envelope tracking bias current to the power amplifier circuit to reduce amplitude modulation-phase modulation (AM-PM) distortion of the power amplifier circuit;

wherein the first bias current is independent of the envelope voltage.

2. The envelope tracking current bias circuit of claim 1 , wherein the first current source circuit is further configured to adjust a value of the first bias current in response to a first control signal.

3. The envelope tracking current bias circuit of claim 1 , wherein the second current source circuit is further configured to adjust a value of the second bias current in response to a second control signal.

4. The envelope tracking current bias circuit of claim 1 , wherein the bias current generator is connected between an output node of the first current source circuit and an output node of the second current source circuit, and is further configured to sum the first bias current and the second bias current to generate the first envelope tracking bias current.

5. The envelope tracking circuit bias circuit of claim 1 , wherein the first current source circuit comprises:

a first resistor; and

a first operational amplifier configured to receive the fixed reference voltage and apply the fixed reference voltage across the first resistor to cause a fixed reference current to flow through the first resistor;

the first current source circuit is further configured to generate the first bias current based on the fixed reference current;

the second current source circuit comprises:

a second resistor; and

a second operational amplifier configured to receive the envelope voltage and apply the envelope voltage across the resistor to cause an envelope current to flow through the second resistor; and

the second current source circuit is further configured to generate the second bias current based on the envelope current.

6. A power amplifier apparatus comprising:

an envelope tracking current bias circuit configured to receive an envelope voltage of an input signal, and generate a first envelope tracking bias current based on a fixed reference voltage and the envelope voltage; and

a power amplifier circuit configured to be current biased based on the first envelope tracking bias current to amplify power of the input signal;

wherein the power amplifier circuit comprises:

a power amplifier configured to receive the input signal at a base of the power amplifier and amplify the power of the input signal; and

a buffered bias circuit configured to generate a second envelope tracking bias current based on the first envelope tracking bias current, and supply the second envelope tracking bias current to the base of the power amplifier to reduce AM-PM distortion of the power amplifier circuit; and

the first envelope tracking bias current comprises:

a first bias current depending on the fixed reference voltage and independent of the envelope voltage; and

a second bias current proportional to the envelope voltage.

7. The power amplifier apparatus of claim 6 , wherein the envelope tracking current bias circuit comprises:

a first current source circuit configured to generate the first bias current based on the fixed reference voltage so that the first bias current is independent of the envelope voltage;

a second current source circuit configured to generate the second bias current proportional to the envelope voltage; and

a bias current generator configured to generate the first envelope tracking bias current based on the first bias current and the second bias current, and supply the first envelope tracking bias current to the buffered bias circuit.

8. The power amplifier apparatus of claim 7 , wherein the first current source circuit is further configured to adjust a value of the first bias current in response to a first control signal.

9. The power amplifier apparatus of claim 7 , wherein the second current source circuit is further configured to adjust a value of the second bias current in response to a second control signal.

10. The power amplifier apparatus of claim 7 , wherein the bias current generator is connected between an output node of the first current source circuit and an output node of the second current source circuit, and is further configured to sum the first bias current and the second bias current to generate the first envelope tracking bias current.

11. The power amplifier apparatus of claim 7 , further comprising an envelope tracking circuit configured to supply the envelope voltage of the input signal as a power supply voltage to the power amplifier circuit;

wherein the envelope tracking current bias circuit is further configured to receive the power supply voltage as the envelope voltage from the envelope tracking circuit.

12. The power amplifier apparatus of claim 7 , further comprising an envelope detecting circuit configured to detect the envelope voltage of the input signal;

wherein the envelope tracking current bias circuit is further configured to receive the envelope voltage from the envelope detecting circuit.

13. The power amplifier apparatus of claim 7 , wherein the buffered bias circuit comprises:

a current bias circuit connected between an output terminal of the envelope tracking current bias circuit and a ground; and

a current amplifier configured to be current biased by the current bias circuit to amplify the first envelope tracking bias current to generate the second envelope tracking bias current.

14. The power amplifier apparatus of claim 13 , wherein the current amplifier comprises a resistor connected to an output terminal of the current amplifier from which the second envelope tracking bias current is output to prevent thermal runaway.

15. A power amplifier comprising:

an envelope tracking current bias circuit configured to generate a first envelope tracking bias current based on an envelope voltage of an input signal; and

a power amplifier circuit configured to be current biased based on the first envelope tracking bias current to amplify power of the input signal;

wherein the power amplifier circuit comprises:

a power amplifier configured to receive the input signal at a base of the power amplifier and amplify the power of the input signal; and

a buffered bias circuit configured to generate a second envelope tracking bias current based on the first envelope tracking bias current, and supply the second envelope tracking bias current to the base of the power amplifier to reduce AM-PM distortion of the power amplifier circuit;

the envelope tracking current bias circuit comprises:

a first current source circuit configured to generate a first bias current based on a reference voltage;

a second current source circuit configured to generate a second bias current based on the envelope voltage; and

a bias current generator configured to generate the first envelope tracking bias current based on the first bias current and the second bias current, and supply the first envelope tracking bias current to the buffered bias circuit;

the buffered bias circuit comprises:

a current bias circuit connected between an output terminal of the envelope tracking current bias circuit and a ground; and

a current amplifier configured to be current biased by the current bias circuit to amplify the first envelope tracking bias current to generate the second envelope tracking bias current; and

the current bias circuit comprises:

a first bias resistor connected between the output terminal of the envelope tracking current bias circuit and a base of the current amplifier; and

a temperature compensating circuit connected between the base of the current amplifier and the ground, and having a temperature-dependent resistance value.

16. The power amplifier apparatus of claim 15 , wherein the temperature compensating circuit comprises at least two diode-connected transistors connected in series between the base of the current amplifier and the ground.

17. The power amplifier apparatus of claim 15 , wherein the temperature compensating circuit comprises at least two diodes connected in series between the base of the current amplifier and the ground.

18. A power amplifier apparatus comprising:

a power amplifier having a base and configured amplify an input signal applied to the base;

a tracking current bias circuit configured to receive an envelope voltage of an input signal, and generate a first tracking bias current based on a fixed reference value and the envelope voltage of the input signal; and

a buffered bias circuit configured to amplify the first tracking bias current to generate a second tracking bias current, and apply the second tracking bias current to the base of the power amplifier to reduce amplitude modulation-phase modulation (AM-PM) distortion of the power amplifiers;

wherein the first tracking bias current comprises:

a first bias current depending on the fixed reference value and independent of the envelope voltage; and

a second bias current proportional to the envelope voltage.

19. The power amplifier apparatus of claim 18 , wherein the tracking current bias circuit comprises:

a first current source circuit configured to generate the first bias current based on the fixed reference value so that the first bias current is independent of the envelope voltage;

a second current source circuit configured to generate the second bias current proportional to the envelope voltage of the input signal; and

a bias current generator configured to sum the first bias current and the second bias current to generate the first tracking bias current.

20. The power amplifier apparatus of claim 19 , wherein the tracking current bias circuit is further configured to adjust a ratio of the first bias current to the second bias current in the first tracking bias current.

21. A power amplifier apparatus comprising:

a power amplifier circuit configured to amplify an input signal and having a characteristic that produces amplitude modulation-phase modulation (AM-PM) distortion that varies in response to a voltage level of the input signal; and

an envelope tracking current bias circuit configured to receive an envelope voltage of the input signal, generate a first tracking bias current based on a fixed reference voltage and the envelope voltage, and apply the first tracking bias current to the power amplifier circuit to reduce the AM-PM distortion of the power amplifier circuit;

wherein the first tracking bias current comprises:

a first bias current depending on the fixed reference voltage and independent of the envelope voltage; and

a second bias current proportional to the envelope voltage.

22. The power amplifier apparatus of claim 21 , wherein the power amplifier circuit comprises:

a power amplifier having a base to which the input signal is applied, and configured to amplify the input signal applied to the base; and

a buffered bias circuit configured to amplify the first tracking bias current to generate a second tracking bias current, and apply the second tracking bias current to the base of the power amplifier to reduce the amplitude modulation-phase modulation (AM-PM) distortion of the power amplifier circuit.

23. The power amplifier apparatus of claim 22 , wherein the power amplifier comprises a bipolar junction transistor (BJT) having the base, a collector, an emitter, a base-emitter direct current (DC) voltage (VBE) that varies in response to the voltage level of the input signal, and a collector-base capacitance (Ccb) that varies in response to the VBE, thereby producing the AM-PM distortion.

24. The power amplifier apparatus of claim 23 , further comprising an envelope tracking circuit configured to generate a power supply voltage (VCC) based on the envelope voltage of the input signal, and apply the VCC to the collector of the BJT;

wherein the collector of the BJT is configured to output the amplified input signal; and

the emitter of the BJT is connected to a ground.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2017
From: JO, BYEONG HAK; HA, JONG OK; KIM, JEONG HOON; KIM, YOUN SUK
To: SAMSUNG ELECTRO-MECHANICS CO., LTD.
Reel/Frame 041852/0828 →
Priority Claims (2)
KR 10-2016-0141913 · Oct 28, 2016 · national
KR 10-2016-0156628 · Nov 23, 2016 · national
Continuity (1)
Related Publication 20180123528A1 · May 3, 2018