IP Library Granted Patent US 10,121,744
Granted Patent B2
US 10,121,744 · App. 15/491,227 · Granted Nov 6, 2018

Semiconductor devices having nonlinear bitline structures

Inventors: Yunjung Choi (Seoul, KR); Kivin Im (Seongnam-si, KR); Dongbok Lee (Hwaseong-si, KR); Inseak Hwang (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H01L23/528H01L27/10814H01L27/10823H01L27/10855H01L27/10885H01L27/10891H01L27/115H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,121,744
App. No.
15/491,227
Granted
Nov 6, 2018
Kind
B2
Abstract

Semiconductor devices are provided including a plurality of nonlinear bit lines formed on a substrate including a plurality of active areas; a plurality of word lines that pass through the plurality of active areas; an integral spacer that covers two sidewalls of the plurality of nonlinear bit lines and defines a plurality of spaces that expose two adjacent ones of the plurality of active areas; two conductive patterns that respectively abut on the two adjacent active areas in one of the plurality of spaces that is selected; and a contact separating insulation layer that is formed between the two conductive patterns in the one selected space.

Claims (17)

1. A semiconductor device comprising:

a substrate including a first active area, a second active area and a field area;

a first bit line and a second bit line respectively having a wave shape;

a first conductive pattern on or near an end of the first active area, and a second conductive pattern on or near an end of the second active area;

a contact separating insulation layer between the first conductive pattern and the second conductive pattern; and

a first bit line spacer on the first bit line and a second bit line spacer on the second bit line,

wherein the first conductive pattern and the second conductive pattern are between the first bit line spacer and the second bit line spacer.

2. The semiconductor device of claim 1 , wherein the first bit line including a first bending portion, a second bending portion, and a third bending portion between the first bending portion and the second bending portion.

3. The semiconductor device of claim 2 , wherein the third bending portion of the first bit line crosses the first active area.

4. The semiconductor device of claim 3 , wherein the first bending portion and the second bending portion are on the field area.

5. The semiconductor device of claim 4 , wherein the first bending portion and the second bending portion are opposite with respect to the first active area.

6. The semiconductor device of claim 5 , wherein the first bending portion includes a highest point of the wave shape of the first bit line and the second bending portion includes a lowest point of the wave shape of the first bit line.

7. The semiconductor device of claim 1 , further comprising a word line crossing the first bit line and the second bit line.

8. The semiconductor device of claim 1 , further comprising a word line crossing the first active area and the second active area.

9. The semiconductor device of claim 1 , further comprising a word line crossing at least one of the first active area and the second active area.

10. The semiconductor device of claim 6 , wherein the highest point of the wave shape and the lowest point of the wave shape are disposed on the field area.

11. The semiconductor device of claim 3 , further comprising a direct contact disposed between the first active area and the third bending portion.

Assignments (1)
LICENSE Recorded Jun 23, 2023
From: SAMSUNG ELECTRONICS CO., LTD.
To: INTELLECTUAL KEYSTONE TECHNOLOGY LLC
Reel/Frame 064444/0863 →
Priority Claims (1)
KR 10-2014-0061163 · May 21, 2014 · national
Continuity (2)
Continuation 14701777 · May 1, 2015
Related Publication 20170221811A1 · Aug 3, 2017