IP Library Granted Patent US 9,824,917
Granted Patent B2
US 9,824,917 · App. 15/496,172 · Granted Nov 21, 2017

Method and apparatus for single chamber treatment

Inventors: Chih-chao Yang (Glenmont, NY); Daniel Charles Edelstein (White Plains, NY)
Assignee: International Business Machines Corporation
H01L21/76834H01L21/3212H01L21/7684H01L21/76802H01L21/76826H01L21/76831H01L21/76843H01L21/76861H01L21/76877H01L23/528H01L23/5226H01L23/53238
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,824,917
App. No.
15/496,172
Granted
Nov 21, 2017
Kind
B2
Abstract

The disclosure relates to using a single chamber for multiple treatments resulting in a semiconductor chip having an interconnect. An exemplary process many include forming a via to expose several layers of a microchip. The layers may include, pattered dielectric layer, a capping layer, a first metal layer and an insulator. A surface modification step is then implemented to modify and/or densify the treated surfaces of the dielectric surface. A metal compound removal step is then implemented to remove metal compounds from the bottom of the via. Finally, the via is filled with a conductive material. The surface modification and the metal compound removal steps are implemented in one chamber.

Claims (14)

1. A system for forming a microchip stack having one or more interconnects, the system comprising:

a first chamber to receive to receive an insulator layer having a cavity therein;

a first processor cooperative with the first chamber, the first processor configured to:

form a first liner layer on the insulator layer to substantially cover the cavity;

form a first metal layer over the liner layer;

form a dielectric capping layer over the first metal layer and a portion of the insulator layer;

form a dielectric layer over the dielectric capping layer;

form both a line and a via through a region of the dielectric layer and extend the via to expose a portion of the dielectric capping layer and a portion of the first metal layer, the via configured to receive an interconnect layer;

surface treat the line and the via, the surface treatment including treatment with one or more of Si, NH 3 , N 2 , P, B and O 2 ;

selectively remove one or more metal compounds from a portion of the via adjacent the first metal layer to thereby expose a first area on the first metal layer, wherein one or more of H 2 or He is used to remove one or more metal compounds;

deposit a second liner layer over the surface treated via and the first area; and

fill the via with a conductive material to form the interconnect;

wherein at least the steps of surface treating the patterned dielectric surface and removing one or more metal compounds are conducted at the first chamber and wherein the first metal layer and the conductive material comprise Cu, and

wherein the dielectric surface densifies the treated surface and changes the treated dielectric surface from hydrophobic to hydrophilic.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052561/0161 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2017
From: YANG, CHIH-CHAO; EDELSTEIN, DANIEL CHARLES
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 042135/0283 →
Continuity (3)
Continuation 15352917 · Nov 16, 2016
Continuation 15130814 · Apr 15, 2016
Related Publication 20170301584A1 · Oct 19, 2017