IP Library › Granted Patent US 10,250,215
Granted Patent B2
US 10,250,215 · App. 15/523,744 · Granted Apr 2, 2019

Electronic circuit and method for mounting electronic circuit

Inventor: Kazuhiro Kashiwakura (Tokyo, JP)
Assignee: NEC CORPORATION
H03H7/06H01G4/228H01G4/38H01G4/40H01G17/00H03H1/0007H05K1/02H05K1/0231
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,250,215
App. No.
15/523,744
Granted
Apr 2, 2019
Kind
B2
Abstract

There has been a problem of generating anti-resonance between a three-terminal capacitor and a capacitor when the three-terminal capacitor and the capacitor are mounted. In order to solve the problem, this electronic circuit includes: a capacitor and a three-terminal capacitor, which are connected to a power supply terminal of a circuit component, and a power supply, and which are connected in parallel to each other between the power supply and ground; and a resistor that is connected in series between the ground and a ground terminal of the three-terminal capacitor and/or the capacitor.

Claims (13)

1. An electronic circuit comprising:

a capacitor and a three-terminal capacitor that are connected to a power supply terminal of a circuit component and a power supply, and are connected in parallel to each other between the power supply and ground; and

a resistor that is connected in series between the ground and a ground terminal of the three-terminal capacitor and the capacitor.

2. The electronic circuit according to claim 1 , wherein, the capacitor is connected to the ground between the circuit component and the three-terminal capacitor.

3. The electronic circuit according to claim 1 , wherein the capacitor comprises a plurality of capacitors.

4. The electronic circuit according to claim 1 , comprising a wiring layer of a power supply wiring that is mounted in a printed wiring board where the electronic circuit is mounted, and that makes connection to the circuit component from the three-terminal capacitor, wherein the wiring layer is formed on a same wiring surface as a wiring layer where the three-terminal capacitor is mounted.

5. The electronic circuit according to claim 1 , comprising a wiring layer of a power supply wiring that is mounted in a printed wiring board where the electronic circuit is mounted, and that makes connection to the circuit component from the three-terminal capacitor, wherein the wiring layer is formed in a layer different from a wiring layer where the three-terminal capacitor is mounted.

6. A method for mounting an electronic circuit, the method comprising:

connecting a capacitor and a three-terminal capacitor to a power supply terminal of a circuit component and a power supply, and connecting the capacitor and the three-terminal capacitor in parallel to each other between the power supply and ground; and

connecting a resistor in series between the ground and a ground terminal of the three-terminal capacitor.

7. The method for mounting an electronic circuit according to claim 6 , comprising,

connecting the capacitor to the ground between the circuit component and the three-terminal capacitor.

8. The method for mounting an electronic circuit according to claim 6 , wherein the capacitor comprises a plurality of capacitors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2017
From: KASHIWAKURA, KAZUHIRO
To: NEC CORPORATION
Reel/Frame 042206/0837 →
Priority Claims (1)
JP 2014-249930 · Dec 10, 2014 · national
Continuity (1)
Related Publication 20170323729A1 · Nov 9, 2017
Cited By (1)
US 12,426,152