IP Library › Granted Patent US 10,222,662
Granted Patent B2
US 10,222,662 · App. 15/545,277 · Granted Mar 5, 2019

Display panel and display device

Inventor: Dawei Shi (Beijing, CN)
Assignees: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
G02F1/134309G02F1/1343G02F1/1368G02F1/13338G02F1/136286G06F3/0412G02F2001/134318G02F2201/121
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,222,662
App. No.
15/545,277
Granted
Mar 5, 2019
Kind
B2
Abstract

A display panel is provided in the embodiments of the disclosure, including an array substrate, an opposing substrate, and a liquid crystal layer provided between the array substrate and the opposing substrate. The array substrate comprises a plurality of data lines, a plurality of gate lines and a plurality of pixel units distributed in an array, and the opposing substrate comprises a base substrate, a common electrode layer provided on one side of the base substrate facing towards the liquid crystal layer and a first touch electrode provided on the other side of the base substrate facing away from the liquid crystal layer. The common electrode layer comprises a plurality of second touch electrodes in a form of strips, each of the second touch electrodes overlaps or coincides with a projection of at least one row of the pixel units on the opposing substrate, a gap region being formed between each pair of neighboring second touch electrodes and a slot structure being provided within each of the second touch electrodes.

Claims (25)

1. A display panel, comprising:

an array substrate,

an opposing substrate, and

a liquid crystal layer provided between the array substrate and the opposing substrate,

wherein the array substrate comprises a plurality of data lines, a plurality of gate lines and a plurality of pixel units distributed in an array, and the opposing substrate comprises a base substrate, a common electrode layer provided on one side of the base substrate facing towards the liquid crystal layer and a first touch electrode provided on the other side of the base substrate facing away from the liquid crystal layer, and

wherein the common electrode layer comprises a plurality of second touch electrodes in a form of strips, each of the second touch electrodes overlaps or coincides with a projection of at least one row of the pixel units on the opposing substrate, a gap region being formed between each pair of neighboring second touch electrodes and a slot structure being provided within each of the second touch electrodes.

2. The display panel according to claim 1 , wherein the slot structure provided within each of the second touch electrodes is shaped to be similar to one gap region.

3. The display panel according to claim 1 , wherein the slot structure provided within each of the second touch electrodes comprises a plurality of slots, each pair of neighboring slots being spaced apart from each other by the second touch electrode.

4. The display panel according to claim 1 , wherein the slot structure provided within each of the second touch electrodes comprises a plurality of slots and a plurality of via-holes, one slot being in communication with respective one via-hole so as to form a through opening, and each pair of neighboring through openings being spaced apart by the second touch electrode.

5. The display panel according to claim 1 , wherein projections of the gate lines or the data lines of the pixel units on the opposing substrate overlap the slot structures.

6. The display panel according to claim 1 , wherein projections of the gate lines or the data lines of the pixel units on the opposing substrate overlap the gap regions between each pair of neighboring second touch electrodes.

7. The display panel according to claim 3 , wherein the plurality of slots are arranged in a direction in parallel with a direction of the row of the pixel units.

8. The display panel according to claim 4 , wherein the plurality of slots and the plurality of via-holes are arranged in a direction in parallel with a direction of the row of the pixel units.

9. The display panel according to claim 4 , wherein there is a one-to-one correspondence between the plurality of via-holes provided within each of the second touch electrodes and thin film transistors of each pixel unit within the row of the pixel units, respectively.

10. The display panel according to claim 4 , wherein in edges of the second touch electrodes adjacent to the gap regions, a plurality of throughholes are formed to be in communication with the gap regions.

11. The display panel according to claim 1 , wherein the first touch electrode is a touch signal receiver electrode and the second touch electrodes are touch signal transmitter electrodes.

12. The display panel according to claim 1 , wherein the first touch electrode is a touch signal transmitter electrode and the second touch electrodes are touch signal receiver electrodes.

13. A display device, comprising the display panel according to claim 1 .

14. The display panel according to claim 2 , wherein the slot structure provided within each of the second touch electrodes comprises a plurality of slots, each pair of neighboring slots being spaced apart from each other by the second touch electrode.

15. The display panel according to claim 2 , wherein the slot structure provided within each of the second touch electrodes comprises a plurality of slots and a plurality of via-holes, one slot being in communication with respective one via-hole so as to form a through opening, and each pair of neighboring through openings being spaced apart by the second touch electrode.

16. The display panel according to claim 2 , wherein projections of the gate lines or the data lines of the pixel units on the opposing substrate overlap the slot structures.

17. The display panel according to claim 3 , wherein projections of the gate lines or the data lines of the pixel units on the opposing substrate overlap the slot structures.

18. The display panel according to claim 4 , wherein projections of the gate lines or the data lines of the pixel units on the opposing substrate overlap the slot structures.

19. The display panel according to claim 2 , wherein projections of the gate lines or the data lines of the pixel units on the opposing substrate overlap the gap regions between each pair of neighboring second touch electrodes.

20. The display panel according to claim 3 , wherein projections of the gate lines or the data lines of the pixel units on the opposing substrate overlap the gap regions between each pair of neighboring second touch electrodes.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2017
From: SHI, DAWEI
To: BOE TECHNOLOGY GROUP CO., LTD.; ORDOS YUANSHENG OPTOELECTRONICS CO., LTD.
Reel/Frame 043058/0790 →
Priority Claims (1)
CN 2016 2 0542808 U · Jun 3, 2016 · national
Continuity (1)
Related Publication 20180157129A1 · Jun 7, 2018
Cited By (2)
US 12,455,643 US 12,481,386