IP Library › Granted Patent US 10,971,685
Granted Patent B2
US 10,971,685 · App. 15/545,923 · Granted Apr 6, 2021

Selective device, memory cell, and storage unit

Inventors: Kazuhiro Ohba (Tokyo, JP); Minoru Ikarashi (Kanagawa, JP)
Assignee: SONY CORPORATION
H01L45/1253H01L27/105H01L27/1052H01L27/2427H01L27/2481H01L49/02H01L27/224H01L45/08H01L45/085H01L45/1233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,971,685
App. No.
15/545,923
Granted
Apr 6, 2021
Kind
B2
Abstract

A selective device includes a first electrode, a second electrode, a switch device, and a non-linear resistive device. The second electrode is disposed to face the first electrode. The switch device is provided between the first electrode and the second electrode. The non-linear resistive device contains one or more of boron (B), silicon (Si), and carbon (C). The non-linear resistive device is coupled to the switch device in series.

Claims (80)

1. A selective device, comprising:

a first electrode;

a second electrode that faces the first electrode;

a switch device that includes a switch layer, wherein

the switch layer is between the first electrode and the second electrode, and

the switch layer is in direct contact with the first electrode; and

a non-linear resistive device that comprises a non-linear resistive layer, wherein

the non-linear resistive layer comprises at least one of boron (B), silicon (Si), or carbon (C),

the non-linear resistive layer and the switch layer are directly stacked between the first electrode and the second electrode,

the non-linear resistive device further comprises a junction field-effect transistor,

a gate electrode of the junction field-effect transistor is independently of the second electrode, and

the second electrode corresponds to a drain electrode and a source electrode of the junction field-effect transistor.

2. The selective device according to claim 1 , wherein the non-linear resistive layer further comprises one of an alloy of the at least one of boron (B), silicon (Si), or carbon (C), or a compound of the at least one of boron (B), silicon (Si), or carbon (C).

3. The selective device according to claim 1 , wherein the non-linear resistive layer further comprises one of oxide, nitride, or oxynitride of one of boron (B) or silicon (Si).

4. The selective device according to claim 1 , wherein

the non-linear resistive device is configured to:

withstand a dielectric withstanding voltage of at least 1 MV/cm, and

output a current with a current density of at least 10 MA/cm 2 at a voltage of at least 2 V.

5. The selective device according to claim 1 , wherein the switch layer is configured to:

change from a high-resistance state to a low-resistance state based on an increase of an applied voltage to a threshold voltage or higher; and

change from the low-resistance state to the high-resistance state based on a decrease of the applied voltage to the threshold voltage or lower.

6. The selective device according to claim 5 , wherein the switch layer comprises at least one of tellurium (Te), boron (B), silicon (Si), carbon (C), or nitrogen (N).

7. A memory cell, comprising:

a memory device; and

a selective device coupled to the memory device, wherein the selective device comprises:

a first electrode;

a second electrode that faces the first electrode;

a switch device that includes a switch layer, wherein

the switch layer is between the first electrode and the second electrode, and

the switch layer is in direct contact with the first electrode; and

a non-linear resistive device that comprises a non-linear resistive layer, wherein

the non-linear resistive layer comprises at least one of boron (B), silicon (Si), or carbon (C),

the non-linear resistive layer and the switch layer are directly stacked between the first electrode and the second electrode,

the non-linear resistive device further comprises a junction field-effect transistor,

a gate electrode of the junction field-effect transistor is independently of the second electrode, and

the second electrode corresponds to a drain electrode and a source electrode of the junction field-effect transistor.

8. The memory cell according to claim 7 , wherein the memory device comprises a storage layer between the first electrode and the second electrode.

9. The memory cell according to claim 8 , wherein

the storage layer comprises an ion source layer and a resistance-change layer,

the ion source layer comprises at least one of tellurium (Te), aluminum (Al), copper (Cu), zirconium (Zr), nitrogen (N), or oxygen (O), and

the resistance-change layer comprises an oxide material.

10. The memory cell according to claim 8 , further comprising

a third electrode, wherein

the storage layer and the selective device are between the first electrode and the second electrode, and

the third electrode is in between the storage layer and the selective device.

11. The memory cell according to claim 8 , wherein

the storage layer comprises at least one of a resistance-change layer, a phase-change memory layer, or a magnetic resistance-change memory layer, and

the resistance-change layer comprises a transition metal oxide.

12. A storage unit, comprising:

a plurality of memory cells, wherein each memory cell of the plurality of memory cells comprises:

a memory device; and

a selective device coupled to the memory device, wherein the selective device comprises:

a first electrode;

a second electrode that faces the first electrode;

a switch device that includes a switch layer, wherein

the switch layer is between the first electrode and the second electrode, and

the switch layer is in direct contact with the first electrode; and

a non-linear resistive device that comprises a non-linear resistive layer, wherein

the non-linear resistive layer comprises at least one of boron (B), silicon (Si), or carbon (C),

the non-linear resistive layer and the switch layer are directly stacked between the first electrode and the second electrode,

the non-linear resistive device further comprises a junction field-effect transistor,

a gate electrode of the junction field-effect transistor is independently of the second electrode, and

the second electrode corresponds to a drain electrode and a source electrode of the junction field-effect transistor.

13. The storage unit according to claim 12 , further comprising a plurality of row lines and a plurality of column lines, wherein the plurality of memory cells is adjacent to each of a plurality of intersecting regions of the plurality of row lines and the plurality of column lines.

14. A selective device, comprising:

a first electrode;

a second electrode that faces the first electrode;

a switch device that includes a switch layer, wherein

the switch layer is between the first electrode and the second electrode, and

the switch layer is in direct contact with the first electrode; and

a non-linear resistive device that comprises a constant-current diode, wherein

the non-linear resistive device and the switch device are directly stacked between the first electrode and the second electrode,

the constant-current diode is a junction field-effect transistor,

a gate electrode of the junction field-effect transistor is independently of the second electrode, and

the second electrode corresponds to a drain electrode and a source electrode of the junction field-effect transistor.

15. The selective device according to claim 14 , wherein the non-linear resistive device further comprises at least one of boron (B), silicon (Si), or carbon (C).

16. The selective device according to claim 14 , wherein

the non-linear resistive device is configured to:

withstand a dielectric withstanding voltage of at least 1 MV/cm, and

output a current with a current density of at least 10 MA/cm 2 at a voltage of at least 2 V.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 24, 2017
From: OHBA, KAZUHIRO; IKARASHI, MINORU
To: SONY CORPORATION
Reel/Frame 043318/0937 →
Priority Claims (1)
JP JP2015-024608 · Feb 10, 2015 · national
Continuity (1)
Related Publication 20180019391A1 · Jan 18, 2018