IP Library Granted Patent US 10,229,836
Granted Patent B2
US 10,229,836 · App. 15/567,443 · Granted Mar 12, 2019

Method for manufacturing silicon carbide epitaxial substrate, silicon carbide epitaxial substrate, method for manufacturing silicon carbide semiconductor device, and silicon carbide semiconductor device

Inventors: Keiji Wada (Itami, JP); Taro Nishiguchi (Itami, JP); Toru Hiyoshi (Osaka, JP)
Assignee: Sumitomo Electric Industries, Ltd.
H01L21/30625C23C16/325C23C16/56C30B25/02C30B25/20C30B29/36H01L21/0262H01L21/02164H01L21/02378H01L21/02433H01L21/02447H01L21/02529H01L21/02634H01L29/045H01L29/1608H01L29/34H01L29/408H01L29/66068H01L29/7395H01L29/7802H01L21/02664
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,229,836
App. No.
15/567,443
Granted
Mar 12, 2019
Kind
B2
Abstract

A method for manufacturing a silicon carbide epitaxial substrate includes epitaxially growing a first layer on a silicon carbide single crystal substrate, and forming a second layer at an outermost surface of the first layer. The second layer has a chemical composition or density different from that of the first layer. A ratio of a thickness of the second layer to a thickness of the first layer is more than 0% and less than or equal to 10%.

Claims (17)

1. A silicon carbide epitaxial substrate, comprising:

a silicon carbide single crystal substrate; and

an epitaxial layer formed on the silicon carbide single crystal substrate;

an arithmetic average roughness in a surface of the epitaxial layer being less than or equal to 0.1 nm,

in the surface,

carrot defects having a defect density of less than or equal to 0.1/cm 2 ,

trapezoidal defects, which are trapezoidal depressions, having a defect density of less than or equal to 0.1/cm 2 ,

the trapezoidal defects each including an upper base portion and a lower base portion intersecting with a <11-20> direction when viewed in plan view,

the upper base portion having a width of more than or equal to 0.1 μm and less than or equal to 100 μm, and the lower base portion having a width of more than or equal to 50 μm and less than or equal to 5000 μm,

the upper base portion including a protruding portion, and the lower base portion including a plurality of step bunchings.

2. A method for manufacturing a silicon carbide semiconductor device, comprising:

preparing the silicon carbide epitaxial substrate according to claim 1 ; and

forming a silicon oxide film on the epitaxial layer.

3. The silicon carbide epitaxial substrate according to claim 1 , wherein the silicon carbide single crystal substrate has a diameter of more than or equal to 150 mm and less than or equal to 300 mm.

4. The silicon carbide epitaxial substrate according to claim 1 , wherein the silicon carbide single crystal substrate has a main surface inclined from a (0001) plane or a (000-1) plane by more than or equal to 1° and less than or equal to 8°, and the epitaxial layer formed on the main surface.

5. The silicon carbide epitaxial substrate according to claim 1 , wherein the defect density of the carrot defects is more than zero.

6. The silicon carbide epitaxial substrate according to claim 1 , wherein the defect density of the trapezoidal defects is more than zero.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 18, 2017
From: WADA, KEIJI; NISHIGUCHI, TARO; HIYOSHI, TORU
To: SUMITOMO ELECTRIC INDUSTRIES, LTD.
Reel/Frame 043892/0050 →
Priority Claims (1)
JP 2015-101018 · May 18, 2015 · national
Continuity (1)
Related Publication 20180096854A1 · Apr 5, 2018
Cited By (1)
US 12,266,693