IP Library Granted Patent US 9,941,134
Granted Patent B2
US 9,941,134 · App. 15/583,638 · Granted Apr 10, 2018

Uniform dielectric recess depth during fin reveal

Inventors: Benjamin D. Briggs (Waterford, NY); Lawrence A. Clevenger (LaGrangeville, NY); Michael Rizzolo (Albany, NY); Jay W. Strane (Warwick, NY)
Assignee: International Business Machines Corporation
H01L21/3065H01L21/30625H01L21/76232H01L21/76897H01L21/823481H01L29/66795
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,941,134
App. No.
15/583,638
Granted
Apr 10, 2018
Kind
B2
Abstract

A method for providing a uniform recess depth between different fin gap sizes includes depositing a dielectric material between fins on a substrate. Etch lag is tuned for etching the dielectric material between narrow gaps faster than the dielectric material between wider gaps such that the dielectric material in the narrow gaps reaches a target depth. An etch block is formed in die narrow gaps. The wider gaps are etched to the target depth. The etch block is removed.

Claims (25)

1. A method for providing a uniform recess depth between different fin gap sizes, comprising:

depositing a first dielectric material over and between fins on a substrate, the first dielectric material forming trenches corresponding to wider gaps between the fins;

depositing a second dielectric material to fill in the trenches formed in the first dielectric material, the second dielectric material having a higher etch resistance than the first dielectric material;

planarizing the second dielectric material and a portion of the first dielectric material above the fins such that the second dielectric material remains only in the trenches to form plugs;

etching the first dielectric material and the plugs such that the first dielectric material is recessed into narrow gaps and the etching of the first dielectric material in the wider gaps is delayed by the plugs in the wider gaps until the plugs are removed; and

continuing etching of the first dielectric material such that a recess depth of the wider gaps catches up to the recess depth of the narrow gaps until a target depth is concurrently achieved for the first dielectric material in the narrow gaps and the wider gaps.

2. The method as recited in claim 1 , wherein etching the first dielectric material and the plugs includes performing a reactive ion etch.

3. The method as recited in claim 1 , wherein the first dielectric material includes an oxide and the second dielectric material includes a nitride.

4. The method as recited in claim 1 , wherein the fins are etched from the substrate.

5. The method as recited in claim 1 , wherein continuing etching includes reactive ion etching with an etch lag wherein the narrow gaps lag behind the wider gaps.

6. The method as recited in claim 1 , wherein the fins include one or more of Si, SiGe, III-V materials or combinations thereof.

7. The method as recited in claim 1 , wherein the fins include a liner, and the method further comprises recessing the liner to the target depth.

8. The method as recited in claim 1 , wherein planarizing includes performing a process selected from the group consisting of a reactive ion etch and a chemical mechanical polish.

9. A method for providing a uniform recess depth between different fin gap sizes, comprising:

depositing a second dielectric material to fill in trenches formed in a first dielectric material in narrow gaps and wider gaps formed by fins on a substrate, the second dielectric material having a higher etch resistance than the first dielectric material;

planarizing the second dielectric material and a portion of the first dielectric material above the fins such that the second dielectric material remains only in the trenches to form plugs;

etching the first dielectric material and the plugs, until the plugs are removed, such that the first dielectric material is recessed into the narrow gaps; and

continuing etching of the first dielectric material until a target depth of the first dielectric material is concurrently achieved in the narrow gaps and the wider gaps.

10. The method as recited in claim 9 , wherein etching the first dielectric material and the plugs includes performing a reactive ion etch.

11. The method as recited in claim 9 ; wherein the first dielectric material includes an oxide and the second dielectric material includes a nitride.

12. The method as recited in claim 9 , wherein the fins are etched from the substrate.

13. The method as recited in claim 9 , wherein continuing etching includes reactive ion etching with an etch lag wherein the narrow gaps lag behind the wider gaps.

14. The method as recited in claim 9 , wherein the fins include one or more of Si, SiGe, III-V materials or combinations thereof.

15. The method as recited in claim 9 , wherein the fins include a liner, and the method further comprises recessing the liner to the target depth.

16. The method as recited in claim 9 , wherein planarizing includes performing a process selected from the group consisting of a reactive ion etch and a chemical mechanical polish.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052620/0961 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2017
From: BRIGGS, BENJAMIN D.; CLEVENGER, LAWRENCE A.; RIZZOLO, MICHAEL; STRANE, JAY W.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 042197/0387 →
Continuity (3)
Division 15400643 · Jan 6, 2017
Division 14928817 · Oct 30, 2015
Related Publication 20170236717A1 · Aug 17, 2017