IP Library Granted Patent US 10,373,844
Granted Patent B2
US 10,373,844 · App. 15/590,890 · Granted Aug 6, 2019

Integrated circuit package configurations to reduce stiffness

Inventors: Sven Albers (Regensburg, DE); Sonja Koller (Regensburg, DE); Thorsten Meyer (Regensburg, DE); Georg Seidemann (Landshut, DE); Christian Geissler (Teugn, DE); Andreas Wolter (Regensburg, DE)
Assignee: INTEL IP CORPORATION
H01L21/56H01L21/78H01L23/3128H01L23/562H01L24/97H01L21/568H01L24/96H01L2224/04105H01L2224/12105H01L2924/12042H01L2924/15311H01L2924/181H01L2924/1815H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,373,844
App. No.
15/590,890
Granted
Aug 6, 2019
Kind
B2
Abstract

Embodiments of the present disclosure are directed towards an integrated circuit (IC) package including a die having a first side and a second side disposed opposite to the first side. The IC package may further include an encapsulation material encapsulating at least a portion of the die and having a first surface that is adjacent to the first side of the die and a second surface disposed opposite to the first surface. In embodiments, the second surface may be shaped such that one or more cross-section areas of the IC package are thinner than one or more other cross-section areas of the IC package. Other embodiments may be described and/or claimed.

Claims (4)

1. An integrated circuit (IC) package comprising: a die having a first side and a second side disposed opposite to the first side; an encapsulation material encapsulating at least a portion of the die and having a first surface that is adjacent to the first side of the die and a second surface disposed opposite to the first surface, wherein the encapsulation material includes a first side, a second side, a third side, and a fourth side disposed between the first surface and the second surface, wherein the second side is directly adjacent to the first side, the third side is directly adjacent to the second side, and the fourth side is directly adjacent to the third side, wherein the first side and the second side of the encapsulation material are substantially perpendicular to one another, and wherein the third side and the fourth side of the encapsulation material are substantially perpendicular to each other; a first trench formed in the second surface, wherein the trench extends from the first side to the second side of the encapsulation material, a second trench formed in the second surface, wherein the second trench extends from the second side to the third side of the encapsulation material, a third trench formed in the second surface, wherein the third trench extends from the third side to the fourth side of the encapsulation material; and a fourth trench formed in the second surface, wherein the fourth trench extends from the fourth side to the first side of the encapsulation material, wherein the first, second, third, and fourth trenches intersect respectively first, second, third, and fourth sides under varying angles such that the first, second, third and fourth trenches form a geometric figure other than a square, wherein the second surface of the encapsulating material has a shape such that one or more cross sectional areas is thinner than one or more other cross sectional areas, and the trenches are formed at various depths to achieve the thinner cross sectional areas.

2. The IC package of claim 1 , wherein a shape of the second surface that includes the trenches reduces rigidity of the IC package.

3. The IC package of claim 1 , wherein at least some of the trenches are unfilled.

4. The IC package of claim 1 , wherein: the die includes flip-chip interconnect structures; and the first surface includes redistribution features that are electrically coupled with the flip- chip interconnect structures; and the redistribution features form a fan out region of the IC package.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 8, 2021
From: INTEL IP CORPORATION
To: INTEL CORPORATION
Reel/Frame 056524/0373 →
Continuity (3)
Continuation 15182434 · Jun 14, 2016
Division 14189938 · Feb 25, 2014
Related Publication 20170345678A1 · Nov 30, 2017