IP Library Granted Patent US 10,285,268
Granted Patent B2
US 10,285,268 · App. 15/606,102 · Granted May 7, 2019

Printed circuit board and method of manufacturing the same

Inventor: Gi Gon Park (Seoul, KR)
Assignee: LG INNOTEK CO., LTD.
H05K1/09H05K1/0353H05K1/112H05K1/115H05K3/0011H05K3/388H05K3/4038H05K3/422H05K3/4644H05K1/11H05K3/108H05K3/4069H05K3/4076H05K3/423H05K2201/09509
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,285,268
App. No.
15/606,102
Granted
May 7, 2019
Kind
B2
Abstract

A printed circuit board (PCB) includes: a substrate; and a circuit pattern disposed on the substrate, wherein the circuit pattern includes a first seed layer disposed on the substrate and including a nitride, and a metal layer disposed on the first seed layer.

Claims (20)

1. A printed circuit board comprising:

a substrate;

an insulating resin disposed on the substrate and including epoxy and cyanate;

a circuit pattern disposed on the insulating resin; and

a via disposed on the substrate and the insulating resin,

wherein each of the circuit pattern and the via includes:

a first seed layer disposed on the insulating resin and including a nitride;

a second seed layer disposed on the first seed layer and including at least one metal material of copper and nickel; and

a metal layer disposed on the second seed layer,

wherein the insulating resin has a surface roughness of 0.3 μm or less,

wherein the insulating resin includes a via hole passing through top and bottom surfaces of the insulating resin,

wherein the first seed layer is disposed on an inner wall of the via hole to expose a top surface of the substrate, and

wherein the top surface of the substrate comprises:

a first portion being in direct contact with the insulating resin;

a second portion being in direct contact with the first seed layer of the via;

a third portion being in direct contact with the second seed layer of the via; and

a fourth portion being in direct contact with the metal layer of the via.

2. The printed circuit board of claim 1 , wherein the first seed layer includes at least one of titanium nitride (TiN), nickel nitride (NiN), copper nitride (CuN), molybdenum nitride (MoN), tantalum nitride (TaN), and chromium nitride.

3. The printed circuit board of claim 1 , wherein the first seed layer has a thickness in the range of 10 nm to 70 nm.

4. The printed circuit board of claim 1 , wherein the second seed layer has a thickness in the range of 200 nm to 400 nm.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2017
From: PARK, GI GON
To: LG INNOTEK CO., LTD.
Reel/Frame 042514/0089 →
Priority Claims (1)
KR 10-2016-0065589 · May 27, 2016 · national
Continuity (1)
Related Publication 20170347450A1 · Nov 30, 2017
Cited By (2)
US 12,207,404 US 12,538,435