IP Library Granted Patent US 10,997,331
Granted Patent B2
US 10,997,331 · App. 15/609,252 · Granted May 4, 2021

Integrated circuit including parametric analog elements

Inventors: David A LeHoty (Mountain View, CA); Antonio Visconti (San Jose, CA)
Assignee: Cypress Semiconductor Corporation
G06F30/30G06F30/367G06F2111/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,997,331
App. No.
15/609,252
Granted
May 4, 2021
Kind
B2
Abstract

A design system is provided. In one embodiment the design system includes an input module to receive specification data for a designed circuit including a configurable integrated circuit (IC). The configurable IC includes a number of analog elements for which parameters can be set by the design system, and a plurality of configurable signal path elements including an analog-to-digital converter (ADC) that is utilized in a plurality of different signal paths. The design system further includes a design module to generate a design for the designed circuit based on the specification data, and an output module to set parameters of at least one of the analog elements based on the design. Other embodiments are also provided.

Claims (11)

1. A method comprising:

receiving a first plurality of parameters for at least one configurable analog element and at least one signal path, the first plurality of parameters based on a design corresponding to first specification data for a configurable circuit, the first specification data defining properties and actions of the configurable circuit;

configuring the at least one configurable analog element and the at least one signal path based on the received first plurality of parameters;

transmitting an output based on execution of a first plurality of instructions by the at least one configurable analog element through the at least one signal path;

receiving first calibration signals based on the transmitted output;

calibrating the at least one configurable analog element based on the received first calibration signal and configuration of the at least one signal path; and

receiving a second plurality of parameters for the at least one configurable analog element and at the least one signal path, the second plurality of parameters based on a design corresponding to second specification data for a configurable circuit, the second specification data defining properties and actions of the configurable circuit; and

storing the first and second pluralities of parameters in a memory, the first and second pluralities of parameters corresponding to properties and actions of the configurable circuit at first and second times using the at least one configurable analog element.

2. The method of claim 1 , wherein the at least one configurable analog element is an analog-to-digital converter (ADC), the ADC configured by parameters defining the at least one signal path.

3. The method of claim 1 , wherein the calibration signals are generated by a development environment coupled to the at least one configurable analog element and the at least one signal path.

4. The method of claim 3 , wherein the development environment generates the first and second pluralities of parameters for the at least one configurable analog element and the at least one signal path.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
PATENT SECURITY AGREEMENT Recorded Jun 21, 2018
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 046402/0277 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 23, 2017
From: ACZENT, INC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 043922/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2017
From: LEHOTY, DAVID A.; VISCONTI, ANTONIO
To: ACZENT, INC
Reel/Frame 043903/0844 →
Continuity (5)
Continuation 14606661 · Jan 27, 2015
Continuation 12789991 · May 28, 2010
Provisional Application 61275593 · Aug 31, 2009
Provisional Application 61217427 · May 29, 2009
Related Publication 20170371992A1 · Dec 28, 2017