IP Library Granted Patent US 10,361,197
Granted Patent B2
US 10,361,197 · App. 15/612,257 · Granted Jul 23, 2019

FinFETs with controllable and adjustable channel doping

Inventors: Kangguo Cheng (Schenectady, NY); Xin Miao (Guilderland, NY); Wenyu Xu (Albany, NY); Chen Zhang (Guilderland, NY)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
H01L27/0886H01L21/02164H01L21/02274H01L21/823412H01L21/823431H01L21/823481H01L29/66545
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,361,197
App. No.
15/612,257
Granted
Jul 23, 2019
Kind
B2
Abstract

A method of forming features of a finFET structure includes forming fins on a surface of a substrate. A first liner is formed around each fin and a shallow trench isolation region is formed around each fin. A dopant layer is implanted in each fin. A portion of the shallow trench isolation region is etched from each fin. A first portion of the structure is blocked and the first liner replaced with a second liner in a second portion of the structure.

Claims (31)

1. A method of forming features of a finFET structure, comprising:

forming fins on a surface of a substrate;

forming a first liner on a sidewall of each fin and on a surface of the substrate;

forming a shallow trench isolation region around each fin and on a surface of the first liner;

implanting a dopant layer in each fin;

recessing a portion of the shallow trench isolation region to expose a top portion of the first liner;

blocking a first fin in a first region of the substrate;

removing the top portion of the first liner in a second region of the substrate to expose a top portion of each fin in the second region of the substrate; and

forming a second liner on the exposed top portion of each fin in the second region of the substrate such that the second liner contacts a top portion of the sidewall of each fin and the first liner contacts a bottom portion of the sidewall of each fin.

2. The method of claim 1 , wherein the first liner and the second liner comprise a different material.

3. The method of claim 1 , wherein the first liner comprises a material selected from nitride, nitride oxide, or a combination comprising at least one of the foregoing.

4. The method of claim 1 , wherein the second liner comprises an oxide.

5. The method of claim 4 , wherein the second liner comprises silicon dioxide.

6. The method of claim 1 , wherein the second liner is formed onto the structure with by a method selected from chemical vapor deposition, plasma deposition, physical vapor deposition, atomic layer deposition or a combination comprising at least one of the foregoing.

7. The method of claim 6 , wherein the method is plasma enhanced chemical vapor deposition.

8. The method of claim 1 , wherein the second liner is used to control and adjust channel doping for the fin.

9. The method of claim 1 , wherein the first region comprises a high threshold voltage region of the structure.

10. The method of claim 1 , wherein the second region comprises a low threshold voltage region of the structure.

11. A method of forming features of a finFET structure, comprising:

forming fins on a surface of a substrate;

forming a first liner comprising a nitride on a sidewall of each fin and on a surface of the substrate;

forming a shallow trench isolation region around each fin and on a surface of the first liner;

removing a fin from the structure;

implanting a dopant layer in each fin;

recessing a portion of the shallow trench isolation region to expose a top portion of the first liner;

blocking a high threshold voltage region of the structure;

removing the top portion of the first liner in a low threshold voltage region of the structure to expose a top portion of each fin in the low threshold voltage region of the structure; and

forming a second liner on the exposed top portion of each fin in the low threshold voltage region of the structure such that the second liner contacts a top portion of the sidewall of each fin and the first liner contacts a bottom portion of the sidewall of each fin;

forming a dummy gate and spacers over a fin; and

performing a source/drain epitaxy to form the finFET structure.

12. The method of claim 11 , wherein the second liner is used to control and adjust channel doping for the fin.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: ELPIS TECHNOLOGIES INC.
Reel/Frame 052644/0868 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2017
From: CHENG, KANGGUO; MIAO, XIN; XU, WENYU; ZHANG, CHEN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 042575/0070 →
Continuity (2)
Continuation 15289374 · Oct 10, 2016
Related Publication 20180102362A1 · Apr 12, 2018