IP Library Granted Patent US 10,361,232
Granted Patent B2
US 10,361,232 · App. 15/614,269 · Granted Jul 23, 2019

Photosensitive imaging devices and associated methods

Inventors: Homayoon Haddad (Beaverton, OR); Jeffrey McKee (Tualatin, OR); Jutao Jiang (Tigard, OR); Chintamani Palsule (Lake Oswego, OR); Leonard Forbes (Corvallis, OR)
Assignee: SiOnyx, LLC
H01L27/14629H01L27/1461H01L27/1462H01L27/1464H01L27/14623H01L27/14625H01L27/14645H01L27/14685H01L27/14689H01L31/0232H01L31/0236H01L31/0352
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,361,232
App. No.
15/614,269
Granted
Jul 23, 2019
Kind
B2
Abstract

Backside illuminated photosensitive devices and associated methods are provided. In one aspect, for example, a backside-illuminated photosensitive imager device can include a semiconductor substrate having multiple doped regions forming a least one junction, a textured region coupled to the semiconductor substrate and positioned to interact with electromagnetic radiation, and a passivation region positioned between the textured region and the at least one junction. The passivation region is positioned to isolate the at least one junction from the textured region, and the semiconductor substrate and the textured region are positioned such that incoming electromagnetic radiation passes through the semiconductor substrate before contacting the textured region. Additionally, the device includes an electrical transfer element coupled to the semiconductor substrate to transfer an electrical signal from the at least one junction.

Claims (21)

1. A backside-illuminated photosensitive imager device, comprising:

a plurality of semiconductor devices including a semiconductor substrate having a light incident side and multiple doped regions forming at least one junction;

a first textured region associated with the semiconductor substrate and positioned to interact with electromagnetic radiation so as to cause at least a portion of said electromagnetic radiation to experience multiple passes within said semiconductor substrate so as to enhance quantum efficiency of said imager device, wherein the first textured region is positioned such that incoming electromagnetic radiation passes through the semiconductor substrate before contacting the textured region;

a second textured region associated with the light incident side of the semiconductor substrate, wherein the at least one junction is disposed between the first and second textured regions; and

at least one isolation feature operable to isolate the plurality of semiconductor devices from each other.

2. The device of claim 1 , wherein the at least one isolation feature is operable to electrically isolate the plurality of semiconductor devices from each other.

3. The device of claim 1 , wherein the at least one isolation feature is operable to optically isolate the plurality of semiconductor devices from each other.

4. The device of claim 1 , wherein the at least one isolation feature is a deep trench isolation feature.

5. The device of claim 1 , wherein the at least one isolation feature is a shallow trench isolation feature.

6. The device of claim 1 , wherein the at least one isolation feature includes a material selected from the group consisting of, metals, oxides, polymers, or combinations thereof.

7. The device of claim 1 , wherein the at least one isolation feature includes a reflecting material.

8. The device of claim 1 , further comprising a reflective layer coupled to the semiconductor substrate and positioned to interact with electromagnetic radiation.

9. The device of claim 8 , wherein the reflective layer includes a material selected from the group consisting of metal, oxide, or combinations thereof.

10. The device of claim 8 , wherein the reflective layer is a Bragg reflector.

11. The device of claim 1 , wherein the semiconductor substrates are epitaxially grown.

12. The device of claim 1 , further comprising at least on electrical transfer element functionally coupled to the plurality of semiconductor devices.

13. The device of claim 1 , wherein the semiconductor substrates are comprised of silicon.

14. The device of claim 1 , wherein the textured region is formed by a technique selected from the group consisting of lasing, chemical etching, anisotropic etching, isotropic etching, nanoimprinting, additional material deposition, and combinations thereof.

15. The device of claim 1 , further comprising a passivation region positioned between the first textured region and the at least one junction.

16. The device of claim 15 , wherein the passivation region is coupled directly to the at least one junction.

17. The device of claim 1 , wherein the first textured region is coupled directly to the substrate adjacent the at least one junction.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE TYPOGRAPHICAL ERROR IN THE NEWLY MERGED ENTITY NAME TO SIONYX, LLC. PREVIOUSLY RECORDED ON REEL 042980 FRAME 0805. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded May 24, 2019
From: SIONYX, INC.
To: SIONYX, LLC
Reel/Frame 049302/0863 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2017
From: HADDAD, HOMAYOON; JIANG, JUTAO; MCKEE, JEFFREY; MILLER, DRAKE; FORBES, LEONARD; PALSULE, CHINTAMANI
To: SIONYX, INC.
Reel/Frame 042796/0336 →
MERGER AND CHANGE OF NAME Recorded Jun 23, 2017
From: SIONYX, INC.; SIONY, LLC
To: SIONY, LLC
Reel/Frame 042980/0805 →
Continuity (8)
Continuation 13770897 · Feb 19, 2013
Continuation In Part 13050557 · Mar 17, 2011
Continuation In Part 12885158 · Sep 17, 2010
Provisional Application 61243434 · Sep 17, 2009
Provisional Application 61311004 · Mar 5, 2010
Provisional Application 61311107 · Mar 5, 2010
Provisional Application 61443988 · Feb 17, 2011
Related Publication 20170271391A1 · Sep 21, 2017
Cited By (1)
US 12,701,805