FinFET devices and methods of forming
A finFET device and methods of forming a finFET device are provided. The method includes forming a capping layer over a fin of a fin field effect transistor (finFET), where the fin is formed of a material comprising germanium. The method also includes forming a dummy dielectric layer over the capping layer. The method also includes forming a dummy gate over the dummy dielectric layer. The method also includes removing the dummy gate.
1. A method, comprising:
forming a capping layer over a fin of a fin field effect transistor (finFET), wherein the fin is formed of a material comprising germanium;
forming a dummy dielectric layer over the capping layer;
forming a dummy gate over the dummy dielectric layer;
removing the dummy gate, wherein after the removing of the dummy gate the fin is exposed through an opening in the dummy dielectric layer and the capping layer; and
forming a replacement gate, the replacement gate contacting the fin through the opening in the dummy dielectric layer and the capping layer.
2. The method according to claim 1 , wherein forming the capping layer comprises epitaxially growing a layer of substantially pure silicon over the fin.
3. The method according to claim 2 , wherein the capping layer has a thickness of about 10 Å to about 20 Å.
4. The method according to claim 1 , wherein forming the capping layer comprises depositing substantially pure silicon using atomic layer deposition, wherein the capping layer has a thickness of about 10 Å to about 20 Å.
5. The method according to claim 1 , wherein forming the capping layer comprises performing a thermal nitridation process and an oxide deposition to form the capping layer, wherein the capping layer comprises SiON.
6. The method according to claim 5 , wherein the capping layer has a thickness of about 10 Å to about 20 Å, and a combined thickness of the capping layer and the dummy dielectric layer is about 30 Å to about 50 Å.
7. The method according to claim 1 , wherein forming the capping layer comprises performing an atomic layer deposition process to deposit Al 2 O 3 .
8. The method according to claim 7 , wherein the capping layer has a thickness of about 3 Å to about 47 Å, and wherein a combined thickness of the capping layer and the dummy dielectric layer is about 30 Å to about 50 Å.
9. The method according to claim 7 , wherein the capping layer has a thickness of about 3 Å to about 42 Å, and wherein a combined thickness of the capping layer and the dummy dielectric layer is about 25 Å to about 45 Å.
10. The method according to claim 1 , wherein forming the capping layer comprises performing an atomic layer deposition process to deposit Si 3 N 4 .
11. The method according to claim 10 , wherein the capping layer has a thickness of about 20 Å to about 50 Å, and wherein a combined thickness of the capping layer and the dummy dielectric layer is about 30 Å to about 50 Å.
12. The method according to claim 1 , wherein the dummy dielectric layer is used as an etch stop layer during the removing of the dummy gate.
13. A method, comprising:
epitaxially growing a layer over a substrate, the layer being formed of a material comprising silicon and germanium;
patterning the layer and the substrate to form a fin of a fin field effect transistor (finFET), the layer being disposed in a channel region of the fin;
forming a capping layer over the fin, wherein the capping layer comprises Si 3 N 4 or Al 2 O 3 ;
forming a dummy gate over and contacting the capping layer; and
removing the dummy gate using the capping layer as an etch stop layer.
14. The method according to claim 13 , wherein forming the capping layer comprises performing an atomic layer deposition process to deposit Si 3 N 4 .
15. The method according to claim 14 , wherein the capping layer has a thickness of about 30 Å to about 50 Å.
16. The method according to claim 14 , wherein the capping layer has a thickness of about 25 Å to about 45 Å.
17. The method according to claim 13 , wherein forming the capping layer comprises performing an atomic layer deposition process to deposit Al 2 O 3 .
18. The method according to claim 13 , further comprising:
removing a section of the capping layer that lines a bottom surface of a cavity created by removing the dummy gate; and
forming a gate electrode in the cavity, the gate electrode contacting the fin through the capping layer.
19. A method, comprising:
patterning a substrate to form a fin, wherein a channel region of the fin comprises silicon and germanium;
forming a capping layer over the fin, the capping layer comprising silicon;
forming a dummy dielectric layer over the capping layer, wherein the dummy dielectric layer is formed of a material that is different than a material used to form the capping layer;
forming a dummy gate over the dummy dielectric layer;
forming a gate spacer along sidewalls of the dummy gate and along a surface of the dummy dielectric;
removing the dummy gate to form an opening that exposes the fin, wherein a sidewall of the opening is defined by the capping layer, the dummy dielectric layer, and the gate spacer; and
filling the opening with one or more conductive layers to form a gate structure, the gate structure contacting the fin through the opening.
20. The method according to claim 19 , wherein the capping layer is formed of substantially pure silicon.