IP Library › Granted Patent US 10,359,822
Granted Patent B2
US 10,359,822 · App. 15/647,220 · Granted Jul 23, 2019

System and method for controlling power consumption

Inventors: Inseok Stephen Choi (Redwood City, CA); Byoung Young Ahn (San Jose, CA); Yang Seok Ki (Palo Alto, CA)
Assignee: SAMSUNG ELECTRONICS CO., LTD.
G06F1/26G06F1/324G06F1/3275G06F1/3296G11C5/14G11C5/143G11C11/005G11C11/40615G11C14/0009G11C16/30Y02D10/126Y02D10/14Y02D10/172
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,359,822
App. No.
15/647,220
Granted
Jul 23, 2019
Kind
B2
Abstract

An embodiment includes a system, comprising: a processor; a plurality of memories; and a control circuit coupled to the processor and the memories, and configured to: receive a power limit; measure a power consumption of the processor and the memories; and iteratively change a plurality of operating parameters of the processor and the memories to optimize an objective function associated with the system to operating states where the power consumption is less than or equal to the power limit.

Claims (51)

1. A system, comprising:

a processor;

a plurality of memories; and

a control circuit coupled with the processor and the memories, and configured to:

receive a power limit;

measure a power consumption of the processor and the memories; and

iteratively change a plurality of operating parameters of the processor and the memories to select an objective function associated with the system to operating states where the power consumption is less than or equal to the power limit, including:

adjusting an amount of operating parameters within the plurality of operating parameters, wherein the adjustment comprises a removal of at least one operating parameter;

operating the processor and memories using each of a plurality of sets of states of the operating parameters where the power consumption is less than or equal to the power limit; and

calculating a result of the objective function for each of the sets of the states of the operating parameters.

2. The system of claim 1 , wherein the plurality of operating parameters of the processor and the memories comprise at least one operating parameter of the processor, at least one operating parameter of a first memory of the memories, and at least one operating parameter of a second memory of the memories.

3. The system of claim 1 , wherein the memories comprise a dynamic random access memory (DRAM) and a non-volatile random access memory (NVRAM).

4. The system of claim 3 , wherein the operating parameters comprise at least one of a power gating parameter, a self-refresh parameter, a number of ranks, and a number of channels of the DRAM.

5. The system of claim 3 , wherein the operating parameters comprise at least one of a read retry parameter, a single-level/multi-level cell mode switch, an erase voltage, and a programming voltage of the NVRAM.

6. The system of claim 1 , wherein the operating parameters comprise at least one of a dynamic voltage and frequency scaling (DVFS) parameter and a power gating parameter of the processor.

7. The system of claim 1 , wherein the control circuit is further configured to:

identify an operating parameter having a state that has remained constant among at least two consecutive optimization sequences; and

remove the identified operating parameter from the operating parameters for at least one future optimization sequence.

8. The system of claim 1 , wherein at least one of the processor and the memories includes a power meter circuit configured to measure power.

9. The system of claim 1 , wherein the control circuit is further configured to estimate a power consumption of at least one of the processor and the memories based on one or more of the operating parameters.

10. The system of claim 1 , wherein the control circuit is further configured to:

receive a second power limit; and

iteratively change the operating parameters of the processor and the memories to select the objective function associated with the system to operating states where the power consumption is less than or equal to the second power limit.

11. The system of claim 1 , wherein processor includes the control circuit.

12. A method, comprising:

receiving a power limit in a control circuit;

measuring, by a control circuit, a power consumption of a processor and a plurality of memories; and

iteratively changing, by the control circuit, a plurality of operating parameters of the processor and the memories to select an objective function associated with the processor and memories to operating states where the power consumption is less than or equal to the power limit, including:

adjusting, based upon one or more criteria, an amount of operating parameters within the plurality of operating parameters;

operating the processor and memories using each of a plurality of sets of states of the operating parameters where the power consumption is less than or equal to the power limit; and

calculating a result of the objective function for each of the sets of the states of the operating parameters.

13. The method of claim 12 , wherein the memories comprise a dynamic random access memory (DRAM) and a non-volatile random access memory (NVRAM).

14. The method of claim 12 , further comprising:

identifying, by the control circuit, an operating parameter having a state that has remained constant among at least two consecutive optimization sequences; and

removing, by the control circuit, the identified operating parameter from the operating parameters for at least one future optimization sequence.

15. The method of claim 12 , further comprising:

receiving, by the control circuit, a second power limit; and

iteratively changing, by the control circuit, the operating parameters of the processor and the memories to optimize the objective function associated with the processor and memories to operating states where the power consumption is less than or equal to the second power limit.

16. The method of claim 12 , further comprising receiving a command indicating at least one of an iterative method to use when iteratively changing the operating parameters, the objective function, and the power limit.

17. The method of claim 12 , wherein iteratively changing, by the control circuit, the operating parameters comprises iteratively changing, by the control circuit, the operating parameters according to at least one of a Nelder-Mead method and a coordinate descent method.

18. The method of claim 17 , further comprising initializing, by the control circuit, an iteration of the operating parameters with a plurality of sets of previous optimized operating states.

19. The method of claim 17 , further comprising initializing, by the control circuit, an iteration of the operating parameters with a random set of operating states.

20. A system, comprising:

a plurality of devices; and

a control circuit coupled to the devices, and configured to:

receive a power limit;

measure a power consumption of the devices; and

iteratively change a plurality of operating parameters of the devices to optimize an objective function associated with the system to operating states where the power consumption is less than or equal to the power limit, including:

adjusting, based upon one or more criteria, an amount of operating parameters within the plurality of operating parameters, wherein the adjustment comprises a removal or at least one operating parameter if the operating parameter has had a state that has remained constant among at least two consecutive optimization sequences;

operating the devices using each of a plurality of sets of states of the operating parameters where the power consumption is less than or equal to the power limit; and

calculating a result of the objective function for each of the sets of the states of the operating parameters.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2017
From: CHOI, INSEOK STEPHEN; AHN, BYOUNG YOUNG; KI, YANG SEOK
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 043408/0872 →
Continuity (3)
Continuation 14967266 · Dec 11, 2015
Provisional Application 62218527 · Sep 14, 2015
Related Publication 20170308136A1 · Oct 26, 2017
Cited By (1)
US 12,481,339